diff options
| author | Mukilan Thiyagarajan <quic_mthiyaga@quicinc.com> | 2022-12-29 14:50:06 +0530 |
|---|---|---|
| committer | Taylor Simpson <tsimpson@quicinc.com> | 2023-01-05 09:19:02 -0800 |
| commit | 72895676e73c06a5c331777015b3780efda4edd0 (patch) | |
| tree | 3d69b5c9cc4516d094deafeda1c9c0bb2768e624 /hw/pci-host/dino.c | |
| parent | c979d901c8016082cd55a5789998c1cdfa26beef (diff) | |
| download | focaccia-qemu-72895676e73c06a5c331777015b3780efda4edd0.tar.gz focaccia-qemu-72895676e73c06a5c331777015b3780efda4edd0.zip | |
target/hexagon: rename aliased register HEX_REG_P3_0
The patch renames the identifier of the 32bit register HEX_REG_P3_0 to HEX_REG_P3_0_ALIASED. This change is to intended to provide some warning that HEX_REG_P3_0 is an aliased register which has multiple representations in CPU state and therefore might require special handling in some contexts. The hope is to prevent accidental misuse of this register e.g the issue reported for the signals tests failure [here][1]. [1]: https://lists.gnu.org/archive/html/qemu-devel/2021-11/msg01102.html Signed-off-by: Mukilan Thiyagarajan <quic_mthiyaga@quicinc.com> Signed-off-by: Taylor Simpson <tsimpson@quicinc.com> Reviewed-by: Taylor Simpson <tsimpson@quicinc.com> Message-Id: <20221229092006.10709-3-quic_mthiyaga@quicinc.com>
Diffstat (limited to 'hw/pci-host/dino.c')
0 files changed, 0 insertions, 0 deletions