summary refs log tree commit diff stats
path: root/include/hw/pci-host/ls7a.h
diff options
context:
space:
mode:
authorPeter Maydell <peter.maydell@linaro.org>2023-01-07 14:25:38 +0000
committerPeter Maydell <peter.maydell@linaro.org>2023-01-07 14:25:38 +0000
commit0ab12aa32462817f0a53fa6f6ce4baf664ef1713 (patch)
treedbf26031a50e07eac12bf31fc0d9470b2abb3e39 /include/hw/pci-host/ls7a.h
parent052e6534c49ebef8901824b77abc39271f0d852e (diff)
parentf4d10ce8aa545266a0b6df223a7f8ea2afca18b2 (diff)
downloadfocaccia-qemu-0ab12aa32462817f0a53fa6f6ce4baf664ef1713.tar.gz
focaccia-qemu-0ab12aa32462817f0a53fa6f6ce4baf664ef1713.zip
Merge tag 'pull-loongarch-20230106' of https://gitlab.com/gaosong/qemu into staging
pull-loongarch-20230106

# gpg: Signature made Fri 06 Jan 2023 06:21:22 GMT
# gpg:                using RSA key B8FF1DA0D2FDCB2DA09C6C2C40A2FFF239263EDF
# gpg: Good signature from "Song Gao <m17746591750@163.com>" [unknown]
# gpg: WARNING: This key is not certified with a trusted signature!
# gpg:          There is no indication that the signature belongs to the owner.
# Primary key fingerprint: B8FF 1DA0 D2FD CB2D A09C  6C2C 40A2 FFF2 3926 3EDF

* tag 'pull-loongarch-20230106' of https://gitlab.com/gaosong/qemu:
  hw/intc/loongarch_pch: Change default irq number of pch irq controller
  hw/intc/loongarch_pch_pic: add irq number property
  hw/intc/loongarch_pch_msi: add irq number property

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'include/hw/pci-host/ls7a.h')
-rw-r--r--include/hw/pci-host/ls7a.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/include/hw/pci-host/ls7a.h b/include/hw/pci-host/ls7a.h
index df7fa55a30..8061c4bbbf 100644
--- a/include/hw/pci-host/ls7a.h
+++ b/include/hw/pci-host/ls7a.h
@@ -32,9 +32,9 @@
  * 0 ~ 16 irqs used for non-pci device while 16 ~ 64 irqs
  * used for pci device.
  */
+#define VIRT_PCH_PIC_IRQ_NUM     32
 #define PCH_PIC_IRQ_OFFSET       64
 #define VIRT_DEVICE_IRQS         16
-#define VIRT_PCI_IRQS            48
 #define VIRT_UART_IRQ            (PCH_PIC_IRQ_OFFSET + 2)
 #define VIRT_UART_BASE           0x1fe001e0
 #define VIRT_UART_SIZE           0X100