summary refs log tree commit diff stats
path: root/include/hw
diff options
context:
space:
mode:
authorCédric Le Goater <clg@kaod.org>2023-06-07 06:39:35 +0200
committerCédric Le Goater <clg@kaod.org>2023-09-01 11:40:04 +0200
commit243975c0553a61646e7c24beaa12f4451536ea6b (patch)
tree3416b7cc5c532da49f2a0af33b6d4ef58a327de9 /include/hw
parent9bf9865c5eb4a893b800eade8873b1795b64d555 (diff)
downloadfocaccia-qemu-243975c0553a61646e7c24beaa12f4451536ea6b.tar.gz
focaccia-qemu-243975c0553a61646e7c24beaa12f4451536ea6b.zip
hw/ssi: Add a "cs" property to SSIPeripheral
Boards will use this new property to identify the device CS line and
wire the SPI controllers accordingly.

Cc: Alistair Francis <alistair@alistair23.me>
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Joel Stanley <joel@jms.id.au>
Signed-off-by: Cédric Le Goater <clg@kaod.org>
Diffstat (limited to 'include/hw')
-rw-r--r--include/hw/ssi/ssi.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/include/hw/ssi/ssi.h b/include/hw/ssi/ssi.h
index 6950f86810..c5bdf1f216 100644
--- a/include/hw/ssi/ssi.h
+++ b/include/hw/ssi/ssi.h
@@ -64,6 +64,9 @@ struct SSIPeripheral {
 
     /* Chip select state */
     bool cs;
+
+    /* Chip select index */
+    uint8_t cs_index;
 };
 
 extern const VMStateDescription vmstate_ssi_peripheral;