summary refs log tree commit diff stats
path: root/linux-user/mips/cpu_loop.c
diff options
context:
space:
mode:
authorPhilippe Mathieu-Daudé <f4bug@amsat.org>2020-12-16 12:08:40 +0100
committerPhilippe Mathieu-Daudé <f4bug@amsat.org>2021-01-14 17:13:53 +0100
commit4d1524d2ce2f809ae514b23f8e9d502d051c6df4 (patch)
treeaa87ff789f31960280b6459a1a53fce0c187a486 /linux-user/mips/cpu_loop.c
parentf395cef7656e794a5c6c007bdf661603410640d8 (diff)
downloadfocaccia-qemu-4d1524d2ce2f809ae514b23f8e9d502d051c6df4.tar.gz
focaccia-qemu-4d1524d2ce2f809ae514b23f8e9d502d051c6df4.zip
target/mips/mips-defs: Use ISA_MIPS32R3 definition to check Release 3
Use the single ISA_MIPS32R3 definition to check if the Release 3
ISA is supported, whether the CPU support 32/64-bit.

For now we keep '32' in the definition name, we will rename it
as ISA_MIPS_R3 in few commits.

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Message-Id: <20210104221154.3127610-9-f4bug@amsat.org>
Diffstat (limited to 'linux-user/mips/cpu_loop.c')
0 files changed, 0 insertions, 0 deletions