summary refs log tree commit diff stats
path: root/linux-user/mips/cpu_loop.c
diff options
context:
space:
mode:
authorBibo Mao <maobibo@loongson.cn>2025-07-30 09:47:55 +0800
committerBibo Mao <maobibo@loongson.cn>2025-08-29 10:05:02 +0800
commitcc78259deb21940521a227619eb00a4b8e3e36c2 (patch)
tree4c8447bf1c8c966f767ef6fb894a8018c53735ae /linux-user/mips/cpu_loop.c
parentf95b9702750507665f90e377b5c6c68274104024 (diff)
downloadfocaccia-qemu-cc78259deb21940521a227619eb00a4b8e3e36c2.tar.gz
focaccia-qemu-cc78259deb21940521a227619eb00a4b8e3e36c2.zip
target/loongarch: Use correct address when flush tlb
With tlb_flush_range_by_mmuidx(), the virtual address is 64 bit.
However on LoongArch TLB emulation system, virtual address is
48 bit. It is necessary to signed-extend 48 bit address to 64 bit when
flush tlb, also fix address calculation issue with odd page.

Signed-off-by: Bibo Mao <maobibo@loongson.cn>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Diffstat (limited to 'linux-user/mips/cpu_loop.c')
0 files changed, 0 insertions, 0 deletions