summary refs log tree commit diff stats
path: root/linux-user/riscv/cpu_loop.c
diff options
context:
space:
mode:
authorAlistair Francis <alistair.francis@wdc.com>2021-10-18 14:32:15 +1000
committerAlistair Francis <alistair@alistair23.me>2021-10-22 07:47:51 +1000
commit9d3d60b704f48217cf9b38b883cc15c40f76f286 (patch)
tree5651ba04570c13131818cd7a8a49017248f9712b /linux-user/riscv/cpu_loop.c
parent31dbcff713aa297033a008b5188fbb37abf85f36 (diff)
downloadfocaccia-qemu-9d3d60b704f48217cf9b38b883cc15c40f76f286.tar.gz
focaccia-qemu-9d3d60b704f48217cf9b38b883cc15c40f76f286.zip
target/riscv: Organise the CPU properties
Organise the CPU properties so that standard extensions come first
then followed by experimental extensions.

Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Frank Chang <frank.chang@sifive.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
Message-id: b6598570f60c5ee7f402be56d837bb44b289cc4d.1634531504.git.alistair.francis@wdc.com
Diffstat (limited to 'linux-user/riscv/cpu_loop.c')
0 files changed, 0 insertions, 0 deletions