summary refs log tree commit diff stats
path: root/python/qemu/qmp/legacy.py
diff options
context:
space:
mode:
authorPeter Maydell <peter.maydell@linaro.org>2022-07-14 14:23:02 +0100
committerPeter Maydell <peter.maydell@linaro.org>2022-07-18 13:20:13 +0100
commitcb4a0a3444dc25fc5d69603ef098020a8767c6a0 (patch)
tree2fb9053b35c48d2667e1d89c6d4bc53f5cdc3953 /python/qemu/qmp/legacy.py
parent988cc1909f2895cb751fc9cc83ba51938be02183 (diff)
downloadfocaccia-qemu-cb4a0a3444dc25fc5d69603ef098020a8767c6a0.tar.gz
focaccia-qemu-cb4a0a3444dc25fc5d69603ef098020a8767c6a0.zip
target/arm: Store TCR_EL* registers as uint64_t
Change the representation of the TCR_EL* registers in the CPU state
struct from struct TCR to uint64_t.  This allows us to drop the
custom vmsa_ttbcr_raw_write() function, moving the "enforce RES0"
checks to their more usual location in the writefn
vmsa_ttbcr_write().  We also don't need the resetfn any more.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20220714132303.1287193-7-peter.maydell@linaro.org
Diffstat (limited to 'python/qemu/qmp/legacy.py')
0 files changed, 0 insertions, 0 deletions