summary refs log tree commit diff stats
path: root/python/qemu/utils/accel.py
diff options
context:
space:
mode:
authorPeter Maydell <peter.maydell@linaro.org>2022-03-15 20:43:06 +0000
committerPeter Maydell <peter.maydell@linaro.org>2022-03-18 11:08:59 +0000
commit654abaa783bcd668aab5e0455170af7c65f86a32 (patch)
tree0ed65bb3ff59fab0ba156716971e0a61ecaa52fa /python/qemu/utils/accel.py
parent8cc2246caa6c3eb56b250293aea212cf91c38490 (diff)
downloadfocaccia-qemu-654abaa783bcd668aab5e0455170af7c65f86a32.tar.gz
focaccia-qemu-654abaa783bcd668aab5e0455170af7c65f86a32.zip
target/arm: Log fault address for M-profile faults
For M-profile, the fault address is not always exposed to the guest
in a fault register (for instance the BFAR bus fault address register
is only updated for bus faults on data accesses, not instruction
accesses).  Currently we log the address only if we're putting it
into a particular guest-visible register.  Since we always have it,
log it generically, to make logs of i-side faults a bit clearer.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Message-id: 20220315204306.2797684-3-peter.maydell@linaro.org
Diffstat (limited to 'python/qemu/utils/accel.py')
0 files changed, 0 insertions, 0 deletions