summary refs log tree commit diff stats
path: root/python/qemu/utils/accel.py
diff options
context:
space:
mode:
authorDavid Hildenbrand <david@redhat.com>2021-06-08 11:23:14 +0200
committerCornelia Huck <cohuck@redhat.com>2021-06-21 08:48:21 +0200
commit863b9507a61bb4f5707de0dadca829945c149e6e (patch)
tree249c4635f9cb219834fdbdaa0988816233e26bef /python/qemu/utils/accel.py
parent0bd3c286562e363fd5725209c0b475af9b8465d1 (diff)
downloadfocaccia-qemu-863b9507a61bb4f5707de0dadca829945c149e6e.tar.gz
focaccia-qemu-863b9507a61bb4f5707de0dadca829945c149e6e.zip
s390x/tcg: Simplify vop64_3() handling
Let's simplify, reworking our handler generation, passing the whole "m5"
register content and not providing specialized handlers for "se", and
reading/writing proper float64 values using new helpers.

Suggested-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: David Hildenbrand <david@redhat.com>
Message-Id: <20210608092337.12221-4-david@redhat.com>
Signed-off-by: Cornelia Huck <cohuck@redhat.com>
Diffstat (limited to 'python/qemu/utils/accel.py')
0 files changed, 0 insertions, 0 deletions