summary refs log tree commit diff stats
path: root/python/qemu/utils/accel.py
diff options
context:
space:
mode:
authorRichard Henderson <richard.henderson@linaro.org>2021-01-29 10:00:42 -1000
committerRichard Henderson <richard.henderson@linaro.org>2021-06-19 08:51:11 -0700
commitb6139eb0578fc422cfee77fccbd11152e73af1df (patch)
tree76a79f088a98d48b49598e0c6a7c69fad7d66211 /python/qemu/utils/accel.py
parent22f15579fa1ca654d331cac8e68a4e70981a8801 (diff)
downloadfocaccia-qemu-b6139eb0578fc422cfee77fccbd11152e73af1df.tar.gz
focaccia-qemu-b6139eb0578fc422cfee77fccbd11152e73af1df.zip
tcg/tci: Improve tcg_target_call_clobber_regs
The current setting is much too pessimistic.  Indicating only
the one or two registers that are actually assigned after a
call should avoid unnecessary movement between the register
array and the stack array.

Tested-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Diffstat (limited to 'python/qemu/utils/accel.py')
0 files changed, 0 insertions, 0 deletions