summary refs log tree commit diff stats
path: root/python/qemu/utils/accel.py
diff options
context:
space:
mode:
authorRichard Henderson <richard.henderson@linaro.org>2023-04-25 16:19:44 +0100
committerRichard Henderson <richard.henderson@linaro.org>2023-05-25 13:57:52 +0000
commiteda151599654e3981967052defd49945e7879596 (patch)
tree7c3a0305ee58a6ad2a0369d4092cea0c1594e6bc /python/qemu/utils/accel.py
parentd1c3f4e9ed160505c10b3d2acccf43e70e799ed3 (diff)
downloadfocaccia-qemu-eda151599654e3981967052defd49945e7879596.tar.gz
focaccia-qemu-eda151599654e3981967052defd49945e7879596.zip
tcg/riscv: Use ADD.UW for guest address generation
The instruction is a combined zero-extend and add.
Use it for exactly that.

Acked-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Diffstat (limited to 'python/qemu/utils/accel.py')
0 files changed, 0 insertions, 0 deletions