summary refs log tree commit diff stats
path: root/python
diff options
context:
space:
mode:
authorPhilippe Mathieu-Daudé <f4bug@amsat.org>2021-10-22 11:33:49 +0200
committerPhilippe Mathieu-Daudé <f4bug@amsat.org>2021-11-02 14:32:32 +0100
commit36b39a69b2e7649d317a08dd81da39a7c9bc14f3 (patch)
tree698ab69bbfff971e122cc215868fc4eea6b88f94 /python
parent06df015b69ba2812a9cff6858d32491d6a7b9c44 (diff)
downloadfocaccia-qemu-36b39a69b2e7649d317a08dd81da39a7c9bc14f3.tar.gz
focaccia-qemu-36b39a69b2e7649d317a08dd81da39a7c9bc14f3.zip
target/mips: Fix MSA MSUBV.B opcode
The result of the 'Vector Multiply and Subtract' opcode is
incorrect with Byte vectors. Probably due to a copy/paste error,
commit 5f148a02327 mistakenly used the $wt (target register)
instead  of $wd (destination register) as first operand. Fix that.

Cc: Aleksandar Rikalo <aleksandar.rikalo@syrmia.com>
Fixes: 5f148a02327 ("target/mips: msa: Split helpers for MSUBV.<B|H|W|D>")
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Message-Id: <20211028210843.2120802-3-f4bug@amsat.org>
Diffstat (limited to 'python')
0 files changed, 0 insertions, 0 deletions