diff options
| author | Luc Michel <luc.michel@amd.com> | 2025-09-26 09:07:24 +0200 |
|---|---|---|
| committer | Peter Maydell <peter.maydell@linaro.org> | 2025-10-07 10:35:36 +0100 |
| commit | 8aaeb96405d2e4b6593cb9d5d943a54e36cbccbc (patch) | |
| tree | d8d9441692a3b74917ff6cc3210d2150c8dc3ccf /scripts/arm_processor_error.py | |
| parent | b392177e42e25b076104eb8fe3a484a9a16642c7 (diff) | |
| download | focaccia-qemu-8aaeb96405d2e4b6593cb9d5d943a54e36cbccbc.tar.gz focaccia-qemu-8aaeb96405d2e4b6593cb9d5d943a54e36cbccbc.zip | |
hw/arm/xlnx-versal: gem: refactor creation
Refactor the GEM ethernet controllers creation using the VersalMap structure. Note that the connection to the CRL is removed for now and will be re-added by next commits. The FDT nodes are created in reverse order compared to the devices creation to keep backward compatibility with the previous generated FDTs. Signed-off-by: Luc Michel <luc.michel@amd.com> Reviewed-by: Francisco Iglesias <francisco.iglesias@amd.com> Reviewed-by: Edgar E. Iglesias <edgar.iglesias@amd.com> Tested-by: Philippe Mathieu-Daudé <philmd@linaro.org> Message-id: 20250926070806.292065-7-luc.michel@amd.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'scripts/arm_processor_error.py')
0 files changed, 0 insertions, 0 deletions