summary refs log tree commit diff stats
path: root/scripts/modinfo-generate.py
diff options
context:
space:
mode:
authorLuc Michel <luc.michel@amd.com>2025-09-26 09:07:56 +0200
committerPeter Maydell <peter.maydell@linaro.org>2025-10-07 10:35:36 +0100
commit16aa53c971c4a2fef5608f8aac372dd03305f0d2 (patch)
treea5aea563a48618331380dd1cad2325acaeb1f6a9 /scripts/modinfo-generate.py
parent268f7a3d24a73b94bfab1dd86c6b41f7afd196fc (diff)
downloadfocaccia-qemu-16aa53c971c4a2fef5608f8aac372dd03305f0d2.tar.gz
focaccia-qemu-16aa53c971c4a2fef5608f8aac372dd03305f0d2.zip
hw/arm/xlnx-versal: add the target field in IRQ descriptor
Add the target field in the IRQ descriptor. This allows to target an IRQ
to another IRQ controller than the GIC(s). Other supported targets are
the PMC PPU1 CPU interrupt controller and the EAM (Error management)
device. Those two devices are currently not implemented so IRQs
targeting those will be left unconnected. This is in preparation for
versal2.

Signed-off-by: Luc Michel <luc.michel@amd.com>
Reviewed-by: Francisco Iglesias <francisco.iglesias@amd.com>
Reviewed-by: Edgar E. Iglesias <edgar.iglesias@amd.com>
Tested-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Message-id: 20250926070806.292065-39-luc.michel@amd.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'scripts/modinfo-generate.py')
0 files changed, 0 insertions, 0 deletions