summary refs log tree commit diff stats
path: root/scripts/qapi/schema.py
diff options
context:
space:
mode:
authorNicholas Piggin <npiggin@gmail.com>2023-11-22 17:08:45 +1000
committerNicholas Piggin <npiggin@gmail.com>2024-02-23 23:24:43 +1000
commit19e81ce51e68d9a1e6a317cd3f3e519757d16dfd (patch)
treeb91ae46be3c427e441eb9bf512948aa6b7799f04 /scripts/qapi/schema.py
parent0c0fc268dfd4dbaf59e59377ca8a390f362256ad (diff)
downloadfocaccia-qemu-19e81ce51e68d9a1e6a317cd3f3e519757d16dfd.tar.gz
focaccia-qemu-19e81ce51e68d9a1e6a317cd3f3e519757d16dfd.zip
target/ppc: Rename TBL to TB on 64-bit
From the earliest PowerPC ISA, TBR (later SPR) 268 has been called TB
and accessed with mftb instruction. The problem is that TB is the name
of the 64-bit register, and 32-bit implementations can only read the
lower half with one instruction, so 268 has also been called TBL and
it does only read TBL on 32-bit.

Change SPR 268 to be called TB on 64-bit implementations.

Reviewed-by: Cédric Le Goater <clg@redhat.com>
Signed-off-by: Nicholas Piggin <npiggin@gmail.com>
Diffstat (limited to 'scripts/qapi/schema.py')
0 files changed, 0 insertions, 0 deletions