summary refs log tree commit diff stats
path: root/scripts/simplebench/bench_write_req.py
diff options
context:
space:
mode:
authorPeter Maydell <peter.maydell@linaro.org>2020-09-18 13:36:42 +0100
committerPeter Maydell <peter.maydell@linaro.org>2020-09-18 13:36:42 +0100
commite883b492c221241d28aaa322c61536436090538a (patch)
treee70915cab4b0fee65482e2abc294c0d97365e296 /scripts/simplebench/bench_write_req.py
parent17cd6e2bbffa740ee44b9b651e70d56175c17e03 (diff)
parent204dab83fe00a3e0781d93ad7899192a9409e987 (diff)
downloadfocaccia-qemu-e883b492c221241d28aaa322c61536436090538a.tar.gz
focaccia-qemu-e883b492c221241d28aaa322c61536436090538a.zip
Merge remote-tracking branch 'remotes/legoater/tags/pull-aspeed-20200918' into staging
Aspeed patches :

* Couple of cleanups
* New machine properties to define the flash models

# gpg: Signature made Fri 18 Sep 2020 08:23:19 BST
# gpg:                using RSA key A0F66548F04895EBFE6B0B6051A343C7CFFBECA1
# gpg: Good signature from "Cédric Le Goater <clg@kaod.org>" [undefined]
# gpg: WARNING: This key is not certified with a trusted signature!
# gpg:          There is no indication that the signature belongs to the owner.
# Primary key fingerprint: A0F6 6548 F048 95EB FE6B  0B60 51A3 43C7 CFFB ECA1

* remotes/legoater/tags/pull-aspeed-20200918:
  misc: aspeed_scu: Update AST2600 silicon id register
  hw/arm/aspeed: Add machine properties to define the flash models
  hw/arm/aspeed: Map the UART5 device unconditionally

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'scripts/simplebench/bench_write_req.py')
0 files changed, 0 insertions, 0 deletions