diff options
| author | Daniel Henrique Barboza <dbarboza@ventanamicro.com> | 2025-04-29 09:44:19 -0300 |
|---|---|---|
| committer | Alistair Francis <alistair.francis@wdc.com> | 2025-05-19 13:42:40 +1000 |
| commit | 86b8c3821496898cd3bd8eaa1bac71f5c784a2db (patch) | |
| tree | 9abbd5bc5a6cee7fd9b5ccc5349e45c65802f946 /target/riscv/kvm/kvm-cpu.c | |
| parent | f396c217a53d9b7960dd002fbb07cfe1d46b27aa (diff) | |
| download | focaccia-qemu-86b8c3821496898cd3bd8eaa1bac71f5c784a2db.tar.gz focaccia-qemu-86b8c3821496898cd3bd8eaa1bac71f5c784a2db.zip | |
target/riscv/kvm: add senvcfg CSR
We're missing the senvcfg CSRs which is already present in the KVM UAPI. Reported-by: Andrew Jones <ajones@ventanamicro.com> Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com> Reviewed-by: Andrew Jones <ajones@ventanamicro.com> Acked-by: Alistair Francis <alistair.francis@wdc.com> Message-ID: <20250429124421.223883-8-dbarboza@ventanamicro.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Diffstat (limited to 'target/riscv/kvm/kvm-cpu.c')
| -rw-r--r-- | target/riscv/kvm/kvm-cpu.c | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/target/riscv/kvm/kvm-cpu.c b/target/riscv/kvm/kvm-cpu.c index 344616c1cc..0e34382163 100644 --- a/target/riscv/kvm/kvm-cpu.c +++ b/target/riscv/kvm/kvm-cpu.c @@ -249,6 +249,7 @@ static KVMCPUConfig kvm_csr_cfgs[] = { KVM_CSR_CFG("stval", stval, RISCV_CSR_REG(stval)), KVM_CSR_CFG("sip", mip, RISCV_CSR_REG(sip)), KVM_CSR_CFG("satp", satp, RISCV_CSR_REG(satp)), + KVM_CSR_CFG("senvcfg", senvcfg, RISCV_CSR_REG(senvcfg)), }; static void *kvmconfig_get_env_addr(RISCVCPU *cpu, KVMCPUConfig *csr_cfg) @@ -698,6 +699,7 @@ static void kvm_riscv_reset_regs_csr(CPURISCVState *env) env->stval = 0; env->mip = 0; env->satp = 0; + env->senvcfg = 0; } static int kvm_riscv_get_regs_fp(CPUState *cs) |