summary refs log tree commit diff stats
path: root/target/riscv/machine.c
diff options
context:
space:
mode:
authorPaolo Bonzini <pbonzini@redhat.com>2025-02-06 13:13:23 +0100
committerPaolo Bonzini <pbonzini@redhat.com>2025-05-20 08:18:53 +0200
commit5fd23f20e12a56e7ac2dabbe9570fb2f10d7c5b4 (patch)
tree36f5337db1d440bde02e71f98abac5bfc452925f /target/riscv/machine.c
parent71fb3aa5ebba5ba822371f864a12dbcded08147d (diff)
downloadfocaccia-qemu-5fd23f20e12a56e7ac2dabbe9570fb2f10d7c5b4.tar.gz
focaccia-qemu-5fd23f20e12a56e7ac2dabbe9570fb2f10d7c5b4.zip
target/riscv: store RISCVCPUDef struct directly in the class
Prepare for adding more fields to RISCVCPUDef and reading them in
riscv_cpu_init: instead of storing the misa_mxl_max field in
RISCVCPUClass, ensure that there's always a valid RISCVCPUDef struct
and go through it.

Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
Diffstat (limited to 'target/riscv/machine.c')
-rw-r--r--target/riscv/machine.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/target/riscv/machine.c b/target/riscv/machine.c
index a1f70cc955..c97e9ce9df 100644
--- a/target/riscv/machine.c
+++ b/target/riscv/machine.c
@@ -170,7 +170,7 @@ static bool rv128_needed(void *opaque)
 {
     RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(opaque);
 
-    return mcc->misa_mxl_max == MXL_RV128;
+    return mcc->def->misa_mxl_max == MXL_RV128;
 }
 
 static const VMStateDescription vmstate_rv128 = {