summary refs log tree commit diff stats
path: root/tests/data
diff options
context:
space:
mode:
authorDaniel Henrique Barboza <dbarboza@ventanamicro.com>2024-12-18 08:40:23 -0300
committerAlistair Francis <alistair.francis@wdc.com>2025-01-19 09:44:34 +1000
commit73afe5c2f930b0ca86f7e8a43d501aa1908924ed (patch)
tree7cceaf58af0cb5eee3e2200eeaf187691933ec6b /tests/data
parente306fff7f83285a385c29927833b1633e51d431b (diff)
downloadfocaccia-qemu-73afe5c2f930b0ca86f7e8a43d501aa1908924ed.tar.gz
focaccia-qemu-73afe5c2f930b0ca86f7e8a43d501aa1908924ed.zip
target/riscv: add shvstvecd
shvstvecd is defined in RVA22 as:

"vstvec.MODE must be capable of holding the value 0 (Direct).
When vstvec.MODE=Direct, vstvec.BASE must be capable of holding any
valid four-byte-aligned address."

This is always true for TCG so let's claim support for it.

Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-ID: <20241218114026.1652352-7-dbarboza@ventanamicro.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Diffstat (limited to 'tests/data')
-rw-r--r--tests/data/acpi/riscv64/virt/RHCTbin364 -> 374 bytes
1 files changed, 0 insertions, 0 deletions
diff --git a/tests/data/acpi/riscv64/virt/RHCT b/tests/data/acpi/riscv64/virt/RHCT
index 065f894010..2c7dc6c9ab 100644
--- a/tests/data/acpi/riscv64/virt/RHCT
+++ b/tests/data/acpi/riscv64/virt/RHCT
Binary files differ