diff options
| author | Max Chou <max.chou@sifive.com> | 2024-09-19 01:14:06 +0800 |
|---|---|---|
| committer | Alistair Francis <alistair.francis@wdc.com> | 2024-11-07 08:21:14 +1000 |
| commit | b48381b1ee55053dfad6f5c10ca277bef29ee7c5 (patch) | |
| tree | e13147e99689d860a8e43d4b08ecebde613d22df /tests/functional/qemu_test/utils.py | |
| parent | d3b96a53190dc52d436c39b03fb7533fef044869 (diff) | |
| download | focaccia-qemu-b48381b1ee55053dfad6f5c10ca277bef29ee7c5.tar.gz focaccia-qemu-b48381b1ee55053dfad6f5c10ca277bef29ee7c5.zip | |
target/riscv: Set vdata.vm field for vector load/store whole register instructions
The vm field of the vector load/store whole register instruction's encoding is 1. The helper function of the vector load/store whole register instructions may need the vdata.vm field to do some optimizations. Signed-off-by: Max Chou <max.chou@sifive.com> Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com> Message-ID: <20240918171412.150107-2-max.chou@sifive.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Diffstat (limited to 'tests/functional/qemu_test/utils.py')
0 files changed, 0 insertions, 0 deletions