index
:
focaccia-qemu
this commit
master
sr/plugin
ta/focaccia
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
hw
/
char
/
riscv_htif.c
(
follow
)
Commit message (
Expand
)
Author
Age
Files
Lines
*
hw/char: riscv_htif: replace exit calls with proper shutdown
Clément Chigot
2023-10-12
1
-1
/
+4
*
hw/char/riscv_htif: Fix the console syscall on big endian hosts
Thomas Huth
2023-09-11
1
-4
/
+5
*
hw/char/riscv_htif: Fix printing of console characters on big endian hosts
Thomas Huth
2023-09-11
1
-1
/
+2
*
hw/riscv: Add signature dump function for spike to run ACT tests
Weiwei Li
2023-05-05
1
-1
/
+43
*
hw/riscv: spike: Decouple create_fdt() dependency to ELF loading
Bin Meng
2023-01-20
1
-10
/
+7
*
hw/char: riscv_htif: Support console output via proxy syscall
Bin Meng
2023-01-20
1
-1
/
+16
*
hw/char: riscv_htif: Move registers from CPUArchState to HTIFState
Bin Meng
2023-01-20
1
-18
/
+17
*
hw/char: riscv_htif: Use conventional 's' for HTIFState
Bin Meng
2023-01-20
1
-32
/
+32
*
hw/char: riscv_htif: Drop useless assignment of memory region
Bin Meng
2023-01-20
1
-5
/
+2
*
hw/char: riscv_htif: Avoid using magic numbers
Bin Meng
2023-01-20
1
-20
/
+52
*
Use g_new() & friends where that makes obvious sense
Markus Armbruster
2022-03-21
1
-1
/
+1
*
hw/riscv: spike: Allow using binary firmware as bios
Anup Patel
2022-01-21
1
-11
/
+22
*
hw: Do not include hw/sysbus.h if it is not necessary
Thomas Huth
2021-05-02
1
-1
/
+0
*
hw/riscv: Move riscv_htif model to hw/char
Bin Meng
2020-09-09
1
-0
/
+261