summary refs log tree commit diff stats
path: root/hw/cxl/cxl-component-utils.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* hw/cxl: Support 4 HDM decoders at all levels of topologyJonathan Cameron2023-10-041-2/+5
* hw/cxl: Fix and use same calculation for HDM decoder block size everywhereJonathan Cameron2023-10-041-8/+11
* hw/cxl: Add utility functions decoder interleave ways and target count.Jonathan Cameron2023-10-041-6/+54
* hw/cxl: Push cxl_decoder_count_enc() and cxl_decode_ig() into .cJonathan Cameron2023-10-041-0/+18
* hw/cxl: Fix incorrect reset of commit and associated clearing of committed.Jonathan Cameron2023-05-191-1/+5
* hw/cxl: Fix endian handling for decoder commit.Jonathan Cameron2023-05-191-4/+4
* hw/cxl: drop pointless memory_region_transaction_guardsJonathan Cameron2023-05-191-2/+0
* hw/mem/cxl_type3: Add CXL RAS Error Injection Support.Jonathan Cameron2023-03-071-1/+3
* hw/cxl: Fix endian issues in CXL RAS capability defaults / masksJonathan Cameron2023-03-071-9/+9
* hw/cxl: Fix missing write mask for HDM decoder target list registersJonathan Cameron2022-06-091-2/+11
* hw/cxl/component Add a dumb HDM decoder handlerBen Widawsky2022-05-131-0/+31
* hw/cxl/component: Add utils for interleave parameter encoding/decodingJonathan Cameron2022-05-131-0/+34
* hw/cxl/device: Add a memory device (8.2.8.5)Ben Widawsky2022-05-131-0/+18
* hw/cxl/component: Introduce CXL components (8.1.x, 8.2.5)Ben Widawsky2022-05-131-0/+313