index
:
focaccia-qemu
this commit
master
sr/plugin
ta/focaccia
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
hw
/
intc
/
arm_gicv3_cpuif.c
(
follow
)
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
tcg: drop global lock during TCG code execution
Jan Kiszka
2017-02-24
1
-0
/
+3
*
arm_gicv3: Fix broken logic in ELRSR calculation
Peter Maydell
2017-01-27
1
-1
/
+1
*
hw/intc/arm_gicv3: Implement EL2 traps for CPU i/f regs
Peter Maydell
2017-01-20
1
-10
/
+60
*
hw/intc/arm_gicv3: Implement gicv3_cpuif_virt_update()
Peter Maydell
2017-01-20
1
-0
/
+49
*
hw/intc/arm_gicv3: Implement ICV_ registers EOIR and IAR
Peter Maydell
2017-01-20
1
-0
/
+220
*
hw/intc/arm_gicv3: Implement ICV_ HPPIR, DIR and RPR registers
Peter Maydell
2017-01-20
1
-3
/
+232
*
hw/intc/arm_gicv3: Implement ICV_ registers which are just accessors
Peter Maydell
2017-01-20
1
-0
/
+239
*
hw/intc/arm_gicv3: Add accessors for ICH_ system registers
Peter Maydell
2017-01-20
1
-0
/
+477
*
hw/intc/gicv3: Add data fields for virtualization support
Peter Maydell
2017-01-20
1
-0
/
+13
*
hw/intc/arm_gicv3: Remove incorrect usage of fieldoffset
Peter Maydell
2016-12-27
1
-7
/
+6
*
hw/intc/arm_gicv3: Fix ICC register tracepoints
Peter Maydell
2016-10-17
1
-8
/
+15
*
hw/intc/arm_gicv3: Add missing break
Shannon Zhao
2016-06-27
1
-0
/
+2
*
hw/intc/arm_gicv3: Add IRQ handling CPU interface registers
Peter Maydell
2016-06-17
1
-0
/
+437
*
hw/intc/arm_gicv3: Implement CPU i/f SGI generation registers
Peter Maydell
2016-06-17
1
-0
/
+125
*
hw/intc/arm_gicv3: Implement gicv3_cpuif_update()
Peter Maydell
2016-06-17
1
-1
/
+139
*
hw/intc/arm_gicv3: Implement GICv3 CPU interface registers
Peter Maydell
2016-06-17
1
-0
/
+646
[prev]