index
:
focaccia-qemu
this commit
master
sr/plugin
ta/focaccia
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
hw
/
intc
/
pnv_xive2.c
(
follow
)
Commit message (
Expand
)
Author
Age
Files
Lines
*
ppc/xive: Use address_space routines to access the machine RAM
Cédric Le Goater
2023-09-06
1
-4
/
+23
*
pnv/xive2: Always pass a presenter object when accessing the TIMA
Frederic Barrat
2023-07-07
1
-2
/
+4
*
pnv/xive2: Fix TIMA offset for indirect access
Frederic Barrat
2023-07-07
1
-2
/
+18
*
pnv/xive2: Allow indirect TIMA accesses of all sizes
Frederic Barrat
2023-07-07
1
-2
/
+2
*
pnv/xive2: Check TIMA special ops against a dedicated array for P10
Frederic Barrat
2023-06-25
1
-32
/
+0
*
pnv/xive2: Add a get_config() method on the presenter class
Frederic Barrat
2023-06-25
1
-0
/
+12
*
pnv/xive2: Quiet down some error messages
Frederic Barrat
2023-06-10
1
-0
/
+4
*
pnv/xive2: Handle TIMA access through all ports
Frederic Barrat
2023-06-10
1
-0
/
+4
*
pnv/xive2: Allow writes to the Physical Thread Enable registers
Frederic Barrat
2023-06-10
1
-0
/
+1
*
pnv/xive2: Add definition for the ESB cache configuration register
Frederic Barrat
2023-06-10
1
-0
/
+7
*
pnv/xive2: Add definition for TCTXT Config register
Frederic Barrat
2023-06-10
1
-1
/
+7
*
include/hw/ppc: Split pnv_chip.h off pnv.h
Markus Armbruster
2023-01-20
1
-0
/
+1
*
ppc: Define SETFIELD for the ppc target
Alexey Kardashevskiy
2022-07-06
1
-20
/
+0
*
pnv/xive2: Access direct mapped thread contexts from all chips
Frederic Barrat
2022-06-20
1
-4
/
+14
*
pnv/xive2: Don't overwrite PC registers when writing TCTXT registers
Frederic Barrat
2022-05-26
1
-3
/
+0
*
pnv/xive2: Add support for 8bits thread id
Cédric Le Goater
2022-03-02
1
-0
/
+5
*
pnv/xive2: Add support for automatic save&restore
Cédric Le Goater
2022-03-02
1
-1
/
+17
*
xive2: Add a get_config() handler for the router configuration
Cédric Le Goater
2022-03-02
1
-0
/
+13
*
pnv/xive2: Add support XIVE2 P9-compat mode (or Gen1)
Cédric Le Goater
2022-03-02
1
-5
/
+17
*
ppc/pnv: add XIVE Gen2 TIMA support
Cédric Le Goater
2022-03-02
1
-2
/
+25
*
pnv/xive2: Introduce new capability bits
Cédric Le Goater
2022-03-02
1
-2
/
+2
*
ppc/xive: Add support for PQ state bits offload
Cédric Le Goater
2022-03-02
1
-3
/
+34
*
ppc/pnv: Add a XIVE2 controller to the POWER10 chip
Cédric Le Goater
2022-03-02
1
-0
/
+2028