summary refs log tree commit diff stats
path: root/hw/mem/cxl_type3.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* hw/cxl: mailbox-utils: 0x5604 - FMAPI Initiate DC AddAnisa Su2025-07-151-4/+4
* hw/cxl: Create helper function to create DC Event Records from extentsAnisa Su2025-07-151-36/+1
* hw/cxl: mailbox-utils: 0x5602 - FMAPI Set DC Region ConfigAnisa Su2025-07-151-3/+3
* hw/mem: cxl_type3: Add DC Region bitmap lockAnisa Su2025-07-151-0/+4
* hw/cxl: Move definition for dynamic_capacity_uuid and enum for DC event types...Anisa Su2025-07-151-15/+0
* hw/mem: cxl_type3: Add dsmas_flags to CXLDCRegion structAnisa Su2025-07-151-1/+7
* hw/cxl: mailbox-utils: 0x5600 - FMAPI Get DCD InfoAnisa Su2025-07-151-0/+4
* hw/cxl: fix DC extent capacity trackingFan Ni2025-07-151-0/+1
* hw/cxl/cxl-mailbox-utils: CXL CCI Get/Set alert config commandsSweta Kumari2025-05-141-0/+14
* hw/cxl: Support aborting background commandsDavidlohr Bueso2025-05-141-1/+7
* qom: Make InterfaceInfo[] uses constPhilippe Mathieu-Daudé2025-04-251-1/+1
* qom: Have class_init() take a const data argumentPhilippe Mathieu-Daudé2025-04-251-1/+1
* cleanup: Drop pointless return at end of functionMarkus Armbruster2025-04-241-4/+0
* mem/cxl_type3: support 3, 6, 12 and 16 interleave waysYao Xingtao2025-02-211-4/+11
* hw/mem/cxl_type3: Ensure errp is set on realization failureLi Zhijian2025-02-211-2/+2
* hw/mem/cxl_type3: Fix special_ops memory leak on msix_init_exclusive_bar() fa...Li Zhijian2025-02-211-4/+4
* hw/mem/cxl_type3: Add paired msix_uninit_exclusive_bar() callLi Zhijian2025-02-211-0/+2
* hw/cxl: Introduce CXL_T3_MSIX_VECTOR enumerationLi Zhijian2025-02-211-6/+14
* hw/cxl: Fix msix_notify: Assertion `vector < dev->msix_entries_nr`Li Zhijian2025-01-151-1/+1
* Merge tag 'exec-20241220' of https://github.com/philmd/qemu into stagingStefan Hajnoczi2024-12-211-2/+2
|\
| * include: Rename sysemu/ -> system/Philippe Mathieu-Daudé2024-12-201-2/+2
* | include/hw/qdev-properties: Remove DEFINE_PROP_END_OF_LISTRichard Henderson2024-12-191-1/+0
|/
* hw/mem: Constify all PropertyRichard Henderson2024-12-151-1/+1
* hw/cxl/cxl-mailbox-utils: Fix for device DDR5 ECS control feature tablesShiju Jose2024-11-041-5/+4
* hw/mem/cxl_type3: Fix More flag setting for dynamic capacity event recordsFan Ni2024-11-041-1/+1
* mem/cxl_type3: Fix overlapping region validation errorYao Xingtao2024-11-041-3/+1
* hw/mem/cxl-type3: Add properties to control link speed and widthJonathan Cameron2024-11-041-0/+6
* hw: Use device_class_set_legacy_reset() instead of opencodingPeter Maydell2024-09-131-1/+1
* hw/cxl/cxl-mailbox-utils: Add device DDR5 ECS control featureShiju Jose2024-07-211-0/+14
* hw/cxl/cxl-mailbox-utils: Add device patrol scrub control featureShiju Jose2024-07-211-0/+9
* hw/cxl/mbox: replace sanitize_running() with cxl_dev_media_disabled()Hyeonggon Yoo2024-07-211-2/+2
* hw/cxl: Add get scan media capabilities cmd supportDavidlohr Bueso2024-07-211-7/+15
* hw/cxl: Check for multiple mappings of memory backends.Jonathan Cameron2024-07-211-0/+15
* hw/cxl/events: Improve QMP interfaces and documentation for add/release dynam...Jonathan Cameron2024-07-031-9/+9
* hw/cxl: Fix read from bogus memoryIra Weiny2024-07-011-1/+1
* hw/mem/cxl_type3: Allow to release extent superset in QMP interfaceFan Ni2024-07-011-1/+1
* hw/mem/cxl_type3: Add DPA range validation for accesses to DC regionsFan Ni2024-07-011-0/+76
* hw/cxl/events: Add qmp interfaces to add/release dynamic capacity extentsFan Ni2024-07-011-1/+305
* hw/cxl/cxl-mailbox-utils: Add mailbox commands to support add/release dynamic...Fan Ni2024-07-011-0/+11
* hw/mem/cxl_type3: Add DC extent list representative and get DC extent list ma...Fan Ni2024-07-011-0/+1
* hw/mem/cxl_type3: Add host backend and address space handling for DC regionsFan Ni2024-07-011-32/+145
* hw/mem/cxl-type3: Refactor ct3_build_cdat_entries_for_mr to take mr size inst...Fan Ni2024-07-011-6/+9
* hw/mem/cxl_type3: Add support to create DC regions to type3 memory devicesFan Ni2024-07-011-0/+53
* include/hw/cxl/cxl_device: Rename mem_size as static_mem_size for type3 memor...Fan Ni2024-07-011-4/+4
* hw/cxl/cxl-cdat: Make cxl_doe_cdat_init() return booleanZhao Liu2024-04-251-2/+1
* hw/mem/cxl_type3: Fix missing ERRP_GUARD() in ct3_realize()Zhao Liu2024-03-121-0/+1
* hw/mem/cxl_type3: Fix problem with g_steal_pointer()Thomas Huth2024-03-091-12/+12
* hw/cxl: Standardize all references on CXL r3.1 and minor updatesJonathan Cameron2024-02-141-3/+3
* hw/mem/cxl_type3: Fix potential divide by zero reported by coverityJonathan Cameron2024-02-141-2/+7
* hw/mem/cxl_type3: Drop handling of failure of g_malloc0() and g_malloc()Jonathan Cameron2024-02-141-45/+7