summary refs log tree commit diff stats
path: root/hw/riscv/sifive_clint.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* hw/riscv: clint: Avoid using hard-coded timebase frequencyBin Meng2020-09-091-11/+15
* hw/riscv: Allow creating multiple instances of CLINTAnup Patel2020-08-251-8/+12
* hw/riscv: Allow 64 bit access to SiFive CLINTAlistair Francis2020-07-021-1/+1
* sysbus: Convert to sysbus_realize() etc. with CoccinelleMarkus Armbruster2020-06-151-1/+1
* qdev: Convert uses of qdev_create() with CoccinelleMarkus Armbruster2020-06-151-2/+3
* hw/riscv: Provide rdtime callback for TCG in CLINT emulationAnup Patel2020-02-271-1/+5
* qdev: set properties with device_class_set_props()Marc-André Lureau2020-01-241-1/+1
* Include hw/qdev-properties.h lessMarkus Armbruster2019-08-161-0/+1
* Include qemu/module.h where needed, drop it from qemu-common.hMarkus Armbruster2019-06-121-0/+1
* RISC-V: Fix CLINT timecmp low 32-bit writesMichael Clark2018-12-201-4/+4
* RISC-V: Allow setting and clearing multiple irqsMichael Clark2018-10-171-4/+4
* RISC-V: Replace hardcoded constants with enum valuesMichael Clark2018-05-061-6/+3
* SiFive RISC-V CLINT BlockMichael Clark2018-03-071-0/+254