index
:
focaccia-qemu
this commit
master
sr/plugin
ta/focaccia
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
include
/
hw
/
riscv
/
spike.h
(
follow
)
Commit message (
Expand
)
Author
Age
Files
Lines
*
hw/riscv/spike: use 'fdt' from MachineState
Daniel Henrique Barboza
2023-01-20
1
-2
/
+0
*
include: Include headers where needed
Markus Armbruster
2023-01-08
1
-1
/
+1
*
hw/riscv: spike: Allow using binary firmware as bios
Anup Patel
2022-01-21
1
-0
/
+1
*
riscv: spike: Remove target macro conditionals
Alistair Francis
2020-12-17
1
-6
/
+0
*
Use DECLARE_*CHECKER* macros
Eduardo Habkost
2020-09-09
1
-2
/
+2
*
Move QOM typedefs and add missing includes
Eduardo Habkost
2020-09-09
1
-2
/
+4
*
hw/riscv: spike: Allow creating multiple NUMA sockets
Anup Patel
2020-08-25
1
-2
/
+9
*
hw/riscv: spike: Remove deprecated ISA specific machines
Alistair Francis
2020-06-03
1
-4
/
+2
*
riscv: hw: Drop "clock-frequency" property of cpu nodes
Bin Meng
2019-10-28
1
-4
/
+0
*
include: Make headers more self-contained
Markus Armbruster
2019-08-16
1
-0
/
+3
*
RISC-V: Make some header guards more specific
Michael Clark
2018-05-06
1
-2
/
+2
*
RISC-V: Remove unused class definitions
Michael Clark
2018-05-06
1
-7
/
+0
*
RISC-V: Replace hardcoded constants with enum values
Michael Clark
2018-05-06
1
-0
/
+4
*
RISC-V Spike Machines
Michael Clark
2018-03-07
1
-0
/
+53