index
:
focaccia-qemu
this commit
master
sr/plugin
ta/focaccia
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
linux-user
/
riscv
/
signal.c
(
follow
)
Commit message (
Expand
)
Author
Age
Files
Lines
*
linux-user: Move tswap_siginfo out of target code
Gustavo Romero
2024-03-13
1
-1
/
+1
*
linux-user/riscv: Add vdso
Richard Henderson
2023-10-30
1
-0
/
+8
*
linux-user/riscv: Use abi type for target_ucontext
LIU Zhiwei
2023-09-11
1
-2
/
+2
*
linux-user/riscv: Align signal frame to 16 bytes
Richard Henderson
2022-08-02
1
-3
/
+1
*
linux-user: Rename TARGET_QEMU_ESIGRETURN to QEMU_ESIGRETURN
Richard Henderson
2021-12-19
1
-1
/
+1
*
linux-user/riscv: Implement setup_sigtramp
Richard Henderson
2021-10-01
1
-9
/
+13
*
linux-user: Split linux-user internals out of qemu.h
Peter Maydell
2021-09-13
1
-0
/
+1
*
linux-user: Pass CPUArchState to target_restore_altstack
Richard Henderson
2021-05-15
1
-1
/
+1
*
linux-user: Use target_restore_altstack in all sigreturn
Richard Henderson
2021-05-15
1
-5
/
+1
*
linux-user/riscv: fix up struct target_ucontext definition
LIU Zhiwei
2020-04-29
1
-1
/
+2
*
RISC-V: Use riscv prefix consistently on cpu helpers
Michael Clark
2019-02-11
1
-2
/
+2
*
linux-user: move get_sp_from_cpustate() to target_cpu.h
Laurent Vivier
2018-06-04
1
-1
/
+0
*
linux-user: introduce target_sigsp() and target_save_altstack()
Laurent Vivier
2018-05-03
1
-19
/
+9
*
linux-user: move riscv signal.c parts to riscv directory
Laurent Vivier
2018-04-30
1
-0
/
+200
*
linux-user: create a dummy per arch signal.c
Laurent Vivier
2018-04-30
1
-0
/
+18