summary refs log tree commit diff stats
path: root/target/arm/ptw.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* target/arm: Do memory type alignment check when translation enabledRichard Henderson2024-03-051-0/+39
* arm/ptw: Handle atomic updates of page tables entries in MMIO during PTW.Jonathan Cameron2024-02-271-2/+62
* target/arm: arm_pamax() no longer needs to do feature propagationPeter Maydell2024-01-151-8/+6
* target/arm: Handle FEAT_NV page table attribute changesPeter Maydell2024-01-091-0/+21
* system/cpus: rename qemu_mutex_lock_iothread() to bql_lock()Stefan Hajnoczi2024-01-081-3/+3
* target/arm: Correctly propagate stage 1 BTI guarded bit in a two-stage walkPeter Maydell2023-11-021-2/+5
* target/arm: Move feature test functions to their own headerPeter Maydell2023-10-271-0/+1
* target/arm: Replace TARGET_PAGE_ENTRY_EXTRAAnton Johansson2023-10-031-2/+2
* target/arm: Pass security space rather than flag for AT instructionsJean-Philippe Brucker2023-08-221-6/+6
* target/arm: Skip granule protection checks for AT instructionsJean-Philippe Brucker2023-08-221-5/+6
* target/arm/ptw: Load stage-2 tables from realm physical spaceJean-Philippe Brucker2023-08-221-8/+18
* target/arm/ptw: Report stage 2 fault level for stage 2 faults on stage 1 ptwPeter Maydell2023-08-221-3/+7
* target/arm/ptw: Check for block descriptors at invalid levelsPeter Maydell2023-08-221-2/+23
* target/arm/ptw: Set attributes correctly for MMU disabled data accessesPeter Maydell2023-08-221-5/+7
* target/arm/ptw: Drop S1Translate::out_securePeter Maydell2023-08-221-5/+2
* target/arm/ptw: Remove S1Translate::in_securePeter Maydell2023-08-221-13/+0
* target/arm/ptw: Remove last uses of ptw->in_securePeter Maydell2023-08-221-4/+7
* target/arm/ptw: Only fold in NSTable bit effects in Secure statePeter Maydell2023-08-221-2/+1
* target/arm/ptw: Pass an ARMSecuritySpace to arm_hcr_el2_eff_secstate()Peter Maydell2023-08-221-8/+7
* target/arm/ptw: Pass ARMSecurityState to regime_translation_disabled()Peter Maydell2023-08-221-7/+8
* target/arm/ptw: Pass ptw into get_phys_addr_pmsa*() and get_phys_addr_disabled()Peter Maydell2023-08-221-21/+36
* target/arm/ptw: Set s1ns bit in fault info more consistentlyPeter Maydell2023-08-221-4/+15
* target/arm/ptw: Don't report GPC faults on stage 1 ptw as stage2 faultsPeter Maydell2023-08-221-2/+8
* target/arm/ptw: Don't set fi->s1ptw for UnsuppAtomicUpdate faultPeter Maydell2023-08-221-1/+0
* target/arm/ptw.c: Account for FEAT_RME when applying {N}SW, SA bitsPeter Maydell2023-07-171-5/+8
* target/arm: Fix S1_ptw_translate() debug pathPeter Maydell2023-07-171-5/+32
* target/arm/ptw.c: Add comments to S1Translate struct fieldsPeter Maydell2023-07-171-0/+40
* plugins: force slow path when plugins instrument memory opsAlex Bennée2023-07-031-7/+7
* target/arm: make arm_casq_ptw CONFIG_TCG onlyAlex Bennée2023-07-031-2/+2
* target/arm: Implement the granule protection checkRichard Henderson2023-06-231-17/+232
* target/arm: Use get_phys_addr_with_struct for stage2Richard Henderson2023-06-231-10/+1
* target/arm: Move s1_is_el0 into S1TranslateRichard Henderson2023-06-231-15/+12
* target/arm: Use get_phys_addr_with_struct in S1_ptw_translateRichard Henderson2023-06-231-28/+18
* target/arm: Handle no-execute for Realm and Root regimesRichard Henderson2023-06-231-6/+46
* target/arm: Handle Block and Page bits for security spaceRichard Henderson2023-06-231-16/+73
* target/arm: NSTable is RES0 for the RME EL3 regimeRichard Henderson2023-06-231-14/+14
* target/arm: Pipe ARMSecuritySpace through ptw.cRichard Henderson2023-06-231-15/+71
* target/arm: Remove __attribute__((nonnull)) from ptw.cRichard Henderson2023-06-231-4/+2
* target/arm: Introduce ARMMMUIdx_Phys_{Realm,Root}Richard Henderson2023-06-231-2/+8
* target/arm: Adjust the order of Phys and Stage2 ARMMMUIdxRichard Henderson2023-06-231-7/+5
* target/arm: Only include tcg/oversized-guest.h if CONFIG_TCGRichard Henderson2023-06-071-2/+3
* tcg: Split out tcg/oversized-guest.hRichard Henderson2023-06-051-0/+1
* target/arm: Fix test of TCG_OVERSIZED_GUESTRichard Henderson2023-06-051-1/+6
* target/arm: Correct AArch64.S2MinTxSZ 32-bit EL1 input size checkPeter Maydell2023-05-121-12/+2
* target/arm: Fix handling of SW and NSW bits for stage 2 walksPeter Maydell2023-05-121-25/+51
* target/arm: Don't allow stage 2 page table walks to downgrade to NSPeter Maydell2023-05-121-2/+3
* target/arm: Implement FEAT_PAN3Peter Maydell2023-04-201-1/+13
* target/arm: Copy guarded bit in combine_cacheattrsRichard Henderson2023-04-101-0/+1
* target/arm: PTE bit GP only applies to stage1Richard Henderson2023-04-101-5/+5
* target/arm: Rewrite check_s2_mmu_setupRichard Henderson2023-03-061-76/+97