summary refs log tree commit diff stats
path: root/target/loongarch/disas.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* target/loongarch: honour show_opcodes when disassemblingAlex Bennée2024-03-061-4/+9
* target/loongarch: Add preldx instructionSong Gao2023-10-131-0/+7
* target/loongarch: Implement xvld xvstSong Gao2023-09-201-0/+24
* target/loongarch: Implement xvshuf xvperm{i} xvshuf4iSong Gao2023-09-201-0/+21
* target/loongarch: Implement xvpack xvpick xvilv{l/h}Song Gao2023-09-201-0/+27
* target/loongarch: Implement xvreplve xvinsve0 xvpickveSong Gao2023-09-201-0/+29
* target/loongarch: Implement xvinsgr2vr xvpickve2grSong Gao2023-09-201-0/+17
* target/loongarch: Implement xvbitsel xvsetSong Gao2023-09-201-0/+19
* target/loongarch: Implement xvfcmpSong Gao2023-09-201-0/+93
* target/loongarch: Implement xvseq xvsle xvsltSong Gao2023-09-201-0/+43
* target/loongarch: Implement LASX fpu fcvt instructionsSong Gao2023-09-201-0/+56
* target/loongarch: Implement LASX fpu arith instructionsSong Gao2023-09-201-0/+46
* target/loongarch: Implement xvfrstpSong Gao2023-09-201-0/+5
* target/loongarch: Implement xvbitclr xvbitset xvbitrevSong Gao2023-09-201-0/+25
* target/loongarch: Implement xvpcntSong Gao2023-09-201-0/+5
* target/loongarch: Implement xvclo xvclzSong Gao2023-09-201-0/+9
* target/loongarch: Implement xvssrlrn xvssrarnSong Gao2023-09-201-0/+30
* target/loongarch: Implement xvssrln xvssranSong Gao2023-09-201-0/+30
* target/loongarch: Implement xvsrlrn xvsrarnSong Gao2023-09-201-0/+16
* target/loongarch: Implement xvsrln xvsranSong Gao2023-09-201-0/+16
* target/loongarch: Implement xvsrlr xvsrarSong Gao2023-09-201-0/+18
* target/loongarch: Implement xvsllwil xvextlSong Gao2023-09-201-0/+9
* target/loongarch: Implement xvsll xvsrl xvsra xvrotrSong Gao2023-09-201-0/+36
* target/loongarch: Implement LASX logic instructionsSong Gao2023-09-201-0/+12
* target/loongarch: Implement xvldiSong Gao2023-09-201-0/+7
* target/loongarch: Implement xvmskltz/xvmskgez/xvmsknzSong Gao2023-09-201-0/+7
* target/loongarch: Implement xvsigncovSong Gao2023-09-201-0/+5
* target/loongarch: Implement vext2xvSong Gao2023-09-201-0/+13
* target/loongarch: Implement xvexthSong Gao2023-09-201-0/+9
* target/loongarch: Implement xvsatSong Gao2023-09-201-0/+9
* target/loongarch; Implement xvdiv/xvmodSong Gao2023-09-201-0/+17
* target/loongarch: Implement xvmadd/xvmsub/xvmaddw{ev/od}Song Gao2023-09-201-0/+34
* target/loongarch: Implement xvmul/xvmuh/xvmulw{ev/od}Song Gao2023-09-201-0/+38
* target/loongarch: Implement xvmax/xvminSong Gao2023-09-201-0/+34
* target/loongarch: Implement xvaddaSong Gao2023-09-201-0/+5
* target/loongarch: Implement xvabsdSong Gao2023-09-201-0/+9
* target/loongarch: Implement xavg/xvagrSong Gao2023-09-201-0/+17
* target/loongarch: Implement xvaddw/xvsubwSong Gao2023-09-201-0/+43
* target/loongarch: Implement xvhaddw/xvhsubwSong Gao2023-09-201-0/+17
* target/loongarch: Implement xvsadd/xvssubSong Gao2023-09-201-0/+17
* target/loongarch: Implement xvnegSong Gao2023-09-201-0/+10
* target/loongarch: Implement xvaddi/xvsubiSong Gao2023-09-201-0/+14
* target/loongarch: Implement xvreplgr2vrSong Gao2023-09-201-0/+10
* target/loongarch: Implement xvadd/xvsubSong Gao2023-09-201-0/+23
* target/loongarch: Implement vldiSong Gao2023-05-061-0/+7
* target/loongarch: Implement vld vstSong Gao2023-05-061-0/+34
* target/loongarch: Implement vilvl vilvh vextrins vshufSong Gao2023-05-061-0/+25
* target/loongarch: Implement vreplve vpack vpickSong Gao2023-05-061-0/+35
* target/loongarch: Implement vinsgr2vr vpickve2gr vreplgr2vrSong Gao2023-05-061-0/+33
* target/loongarch: Implement vbitsel vsetSong Gao2023-05-061-0/+20