index
:
focaccia-qemu
this commit
master
sr/plugin
ta/focaccia
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
target
/
riscv
/
vector_helper.c
(
follow
)
Commit message (
Expand
)
Author
Age
Files
Lines
*
target/riscv/vector_helper.c: optimize loops in ldst helpers
Daniel Henrique Barboza
2024-03-22
1
-3
/
+3
*
target/riscv/vector_helpers: do early exit when vstart >= vl
Daniel Henrique Barboza
2024-03-22
1
-0
/
+66
*
target/riscv: always clear vstart for ldst_whole insns
Daniel Henrique Barboza
2024-03-22
1
-0
/
+5
*
target/riscv: always clear vstart in whole vec move insns
Daniel Henrique Barboza
2024-03-22
1
-0
/
+5
*
target/riscv/vector_helper.c: fix 'vmvr_v' memcpy endianess
Daniel Henrique Barboza
2024-03-22
1
-1
/
+9
*
target/riscv/vector_helper.c: set vstart = 0 in GEN_VEXT_VSLIDEUP_VX()
Daniel Henrique Barboza
2024-03-22
1
-0
/
+1
*
target/riscv: Fix shift count overflow
demin.han
2024-03-08
1
-3
/
+2
*
target/riscv: change vext_get_vlmax() arguments
Daniel Henrique Barboza
2024-02-09
1
-6
/
+10
*
target/riscv/vector_helper.c: use vlenb in HELPER(vsetvl)
Daniel Henrique Barboza
2024-02-09
1
-2
/
+9
*
target/riscv/vector_helper.c: use 'vlenb'
Daniel Henrique Barboza
2024-02-09
1
-9
/
+9
*
target/riscv: Replace cpu_mmu_index with riscv_env_mmu_index
Richard Henderson
2024-02-03
1
-4
/
+5
*
target/riscv: Fix vfwmaccbf16.vf
Max Chou
2023-10-12
1
-1
/
+1
*
tcg: Correct invalid mentions of 'softmmu' by 'system-mode'
Philippe Mathieu-Daudé
2023-10-07
1
-1
/
+1
*
target/riscv: vector_helper: Fixup local variables shadowing
Alistair Francis
2023-09-29
1
-3
/
+4
*
target/riscv: Refactor some of the generic vector functionality
Kiran Ostrolenk
2023-09-11
1
-42
/
+0
*
target/riscv: Refactor some of the generic vector functionality
Kiran Ostrolenk
2023-09-11
1
-200
/
+1
*
target/riscv: Fix page_check_range use in fault-only-first
LIU Zhiwei
2023-09-11
1
-1
/
+1
*
target/translate: Include missing 'exec/cpu_ldst.h' header
Philippe Mathieu-Daudé
2023-08-31
1
-0
/
+1
*
include/exec: Replace target_ulong with abi_ptr in cpu_[st|ld]*()
Anton Johansson
2023-08-24
1
-1
/
+1
*
target/riscv: Fix LMUL check to use VLEN
Rob Bradford
2023-07-19
1
-2
/
+2
*
accel/tcg: Return bool from page_check_range
Richard Henderson
2023-07-15
1
-1
/
+1
*
target/riscv: Add support for Zvfbfwma extension
Weiwei Li
2023-07-10
1
-0
/
+11
*
target/riscv: Add support for Zvfbfmin extension
Weiwei Li
2023-07-10
1
-0
/
+6
*
target/riscv/vector_helper.c: Remove the check for extra tail elements
Xiao Wang
2023-06-13
1
-16
/
+6
*
target/riscv/vector_helper.c: clean up reference of MTYPE
Xiao Wang
2023-06-13
1
-5
/
+1
*
target/riscv: Fix pointer mask transformation for vector address
Weiwei Li
2023-06-13
1
-1
/
+1
*
target/riscv/vector_helper.c: skip set tail when vta is zero
Daniel Henrique Barboza
2023-06-13
1
-3
/
+8
*
target/riscv: Fix lines with over 80 characters
Weiwei Li
2023-05-05
1
-26
/
+50
*
target/riscv: Fix format for comments
Weiwei Li
2023-05-05
1
-33
/
+49
*
target/riscv: Fix format for indentation
Weiwei Li
2023-05-05
1
-78
/
+81
*
target/riscv/vector_helper.c: avoid env_archcpu() when reading RISCVCPUConfig
Daniel Henrique Barboza
2023-03-01
1
-10
/
+10
*
target/riscv/vector_helper.c: create vext_set_tail_elems_1s()
Daniel Henrique Barboza
2023-03-01
1
-56
/
+30
*
target/riscv: Fix vslide1up.vf and vslide1down.vf
LIU Zhiwei
2023-02-23
1
-2
/
+2
*
cleanup: Tweak and re-run return_directly.cocci
Markus Armbruster
2022-12-14
1
-21
/
+7
*
treewide: Remove the unnecessary space before semicolon
Bin Meng
2022-10-24
1
-1
/
+1
*
target/riscv: rvv-1.0: vf[w]redsum distinguish between ordered/unordered
Yang Liu
2022-09-27
1
-6
/
+13
*
target/riscv: rvv-1.0: Simplify vfwredsum code
Yang Liu
2022-09-27
1
-46
/
+10
*
target/riscv: rvv: Add mask agnostic for vector permutation instructions
Yueh-Ting (eop) Chen
2022-09-07
1
-2
/
+24
*
target/riscv: rvv: Add mask agnostic for vector mask instructions
Yueh-Ting (eop) Chen
2022-09-07
1
-0
/
+11
*
target/riscv: rvv: Add mask agnostic for vector floating-point instructions
Yueh-Ting (eop) Chen
2022-09-07
1
-0
/
+26
*
target/riscv: rvv: Add mask agnostic for vector fix-point arithmetic instruct...
Yueh-Ting (eop) Chen
2022-09-07
1
-10
/
+16
*
target/riscv: rvv: Add mask agnostic for vector integer comparison instructions
Yueh-Ting (eop) Chen
2022-09-07
1
-0
/
+10
*
target/riscv: rvv: Add mask agnostic for vector integer shift instructions
Yueh-Ting (eop) Chen
2022-09-07
1
-0
/
+7
*
target/riscv: rvv: Add mask agnostic for vx instructions
Yueh-Ting (eop) Chen
2022-09-07
1
-0
/
+3
*
target/riscv: rvv: Add mask agnostic for vector load / store instructions
Yueh-Ting (eop) Chen
2022-09-07
1
-11
/
+24
*
target/riscv: rvv: Add mask agnostic for vv instructions
Yueh-Ting (eop) Chen
2022-09-07
1
-0
/
+8
*
target/riscv: rvv: Add tail agnostic for vector permutation instructions
eopXD
2022-06-10
1
-0
/
+40
*
target/riscv: rvv: Add tail agnostic for vector mask instructions
eopXD
2022-06-10
1
-0
/
+30
*
target/riscv: rvv: Add tail agnostic for vector reduction instructions
eopXD
2022-06-10
1
-0
/
+20
*
target/riscv: rvv: Add tail agnostic for vector floating-point instructions
eopXD
2022-06-10
1
-196
/
+244
[next]