summary refs log tree commit diff stats
path: root/target/sparc (follow)
Commit message (Expand)AuthorAgeFilesLines
* target/sparc: Replace abi_ulong by uint32_t for TARGET_ABI32Philippe Mathieu-Daudé2024-04-261-1/+1
* target: Define TCG_GUEST_DEFAULT_MO in 'cpu-param.h'Philippe Mathieu-Daudé2024-04-262-23/+23
* hw, target: Add ResetType argument to hold and exit phase methodsPeter Maydell2024-04-251-2/+2
* target/sparc: Use GET_ASI_CODE for ASI_KERNELTXT and ASI_USERTXTRichard Henderson2024-04-123-22/+94
* target/sparc/cpu: Improve the CPU help textThomas Huth2024-03-181-2/+3
* target/sparc: Prefer fast cpu_env() over slower CPU QOM cast macroPhilippe Mathieu-Daudé2024-03-127-38/+18
* target: Replace CPU_GET_CLASS(cpu -> obj) in cpu_reset_hold() handlerPhilippe Mathieu-Daudé2024-03-121-3/+3
* accel/tcg: Add tlb_fill_flags to CPUTLBEntryFullRichard Henderson2024-03-051-1/+1
* target/sparc: correct typosManos Pitsidianakis2024-02-211-4/+4
* target/sparc: implement asr17 feature for smpClément Chigot2024-02-153-10/+20
* target/sparc: Provide hint about CPUSPARCState::irq_manager memberPhilippe Mathieu-Daudé2024-02-151-3/+2
* target/sparc: Use TCG_COND_TSTEQ in gen_op_mulsccRichard Henderson2024-02-031-2/+2
* target/sparc: Remove FSR_FTT_NMASK, FSR_FTT_CEXC_NMASKRichard Henderson2024-02-031-7/+0
* target/sparc: Split fcc out of env->fsrRichard Henderson2024-02-034-522/+198
* target/sparc: Remove cpu_fsrRichard Henderson2024-02-033-113/+114
* target/sparc: Split cexc and ftt from env->fsrRichard Henderson2024-02-034-38/+48
* target/sparc: Merge check_ieee_exceptions with FPop helpersRichard Henderson2024-02-033-129/+219
* target/sparc: Clear cexc and ftt in do_check_ieee_exceptionsRichard Henderson2024-02-032-16/+2
* target/sparc: Split ver from env->fsrRichard Henderson2024-02-033-16/+23
* target/sparc: Introduce cpu_get_fsr, cpu_put_fsrRichard Henderson2024-02-037-12/+70
* target/sparc: Remove qt0, qt1 temporariesRichard Henderson2024-02-033-8/+0
* target/sparc: Use i128 for FdmulqRichard Henderson2024-02-033-16/+9
* target/sparc: Use i128 for FdTOq, FxTOqRichard Henderson2024-02-033-10/+11
* target/sparc: Use i128 for FsTOq, FiTOqRichard Henderson2024-02-033-10/+11
* target/sparc: Use i128 for FCMPq, FCMPEqRichard Henderson2024-02-033-52/+41
* target/sparc: Use i128 for FqTOd, FqTOxRichard Henderson2024-02-033-9/+10
* target/sparc: Use i128 for FqTOs, FqTOiRichard Henderson2024-02-033-9/+10
* target/sparc: Use i128 for FADDq, FSUBq, FMULq, FDIVqRichard Henderson2024-02-033-28/+26
* target/sparc: Use i128 for FSQRTqRichard Henderson2024-02-033-8/+32
* target/sparc: Inline FNEG, FABSRichard Henderson2024-02-033-72/+30
* target/sparc: Introduce gen_{load,store}_fpr_QRichard Henderson2024-02-031-6/+19
* target/sparc: Remove gen_dest_fpr_FRichard Henderson2024-02-031-11/+6
* target/sparc: Use tcg_gen_qemu_{ld, st}_i128 for ASI_M_BFILLRichard Henderson2024-02-031-16/+15
* target/sparc: Use tcg_gen_qemu_{ld, st}_i128 for ASI_M_BCOPYRichard Henderson2024-02-031-19/+26
* include/exec: Change cpu_mmu_index argument to CPUStateRichard Henderson2024-02-033-3/+3
* include/exec: Implement cpu_mmu_index genericallyRichard Henderson2024-02-032-7/+1
* target/sparc: Populate CPUClass.mmu_indexRichard Henderson2024-02-032-28/+35
* include/qemu: Add TCGCPUOps typedef to typedefs.hRichard Henderson2024-01-291-1/+1
* target: Use vaddr in gen_intermediate_codeAnton Johansson2024-01-291-1/+1
* system/cpus: rename qemu_mutex_lock_iothread() to bql_lock()Stefan Hajnoczi2024-01-083-14/+14
* target/sparc: Simplify qemu_irq_ackClément Chigot2024-01-052-2/+2
* target/sparc: Constify VMState in machine.cRichard Henderson2023-12-291-4/+4
* target/sparc: Fix RETURNRichard Henderson2023-11-141-1/+1
* target: Move ArchCPUClass definition to 'cpu.h'Philippe Mathieu-Daudé2023-11-072-20/+16
* target: Declare FOO_CPU_TYPE_NAME/SUFFIX in 'cpu-qom.h'Philippe Mathieu-Daudé2023-11-072-3/+4
* target: Unify QOM stylePhilippe Mathieu-Daudé2023-11-072-4/+0
* target/sparc: Check for invalid cond in gen_compare_regRichard Henderson2023-11-051-19/+26
* target/sparc: Implement UDIV inlineRichard Henderson2023-11-052-14/+56
* target/sparc: Implement UDIVX and SDIVX inlineRichard Henderson2023-11-054-44/+97
* target/sparc: Discard cpu_cond at the end of each insnRichard Henderson2023-11-051-0/+27