about summary refs log tree commit diff stats
path: root/test/arch/x86/unit/asm_test.py
diff options
context:
space:
mode:
authorAjax <commial@gmail.com>2017-06-27 12:28:01 +0200
committerAjax <commial@gmail.com>2017-06-27 12:42:57 +0200
commit04fc16be01be380b4b25d795f271c38e8dabc79f (patch)
tree17d4f1e9112257ca1a3ee38e9471bf100f8061fc /test/arch/x86/unit/asm_test.py
parent5520569d1c6d969fecd968557fd2251e9d1399ee (diff)
downloadmiasm-04fc16be01be380b4b25d795f271c38e8dabc79f.tar.gz
miasm-04fc16be01be380b4b25d795f271c38e8dabc79f.zip
Add a regression test for DIV 128bits
Diffstat (limited to 'test/arch/x86/unit/asm_test.py')
-rw-r--r--test/arch/x86/unit/asm_test.py10
1 files changed, 10 insertions, 0 deletions
diff --git a/test/arch/x86/unit/asm_test.py b/test/arch/x86/unit/asm_test.py
index aba47df1..8a6b215c 100644
--- a/test/arch/x86/unit/asm_test.py
+++ b/test/arch/x86/unit/asm_test.py
@@ -90,3 +90,13 @@ class Asm_Test_16(Asm_Test):
         self.myjit.vm.add_memory_page(self.run_addr, PAGE_READ | PAGE_WRITE, self.assembly)
         self.myjit.push_uint16_t(self.ret_addr)
         self.myjit.add_breakpoint(self.ret_addr, lambda x:False)
+
+class Asm_Test_64(Asm_Test):
+    arch_name = "x86_64"
+    arch_attrib = 64
+    ret_addr = 0x1337beef
+
+    def init_machine(self):
+        self.myjit.vm.add_memory_page(self.run_addr, PAGE_READ | PAGE_WRITE, self.assembly)
+        self.myjit.push_uint64_t(self.ret_addr)
+        self.myjit.add_breakpoint(self.ret_addr, lambda x:False)