about summary refs log tree commit diff stats
path: root/test/test_all.py
diff options
context:
space:
mode:
authorFabrice Desclaux <fabrice.desclaux@cea.fr>2018-12-20 14:09:40 +0100
committerFabrice Desclaux <fabrice.desclaux@cea.fr>2019-01-16 14:50:14 +0100
commitfa169da632e5ed037d2292c86e047d176d1ff8ad (patch)
treed61a4631d3446b5f4e9dca9123bb99f079a102b9 /test/test_all.py
parentbae5fd6dffcb852b9dd299467da2c49e2c2e8d07 (diff)
downloadmiasm-fa169da632e5ed037d2292c86e047d176d1ff8ad.tar.gz
miasm-fa169da632e5ed037d2292c86e047d176d1ff8ad.zip
Test: add an unssa reg test
Diffstat (limited to 'test/test_all.py')
-rwxr-xr-xtest/test_all.py13
1 files changed, 7 insertions, 6 deletions
diff --git a/test/test_all.py b/test/test_all.py
index f3bcc477..008d837f 100755
--- a/test/test_all.py
+++ b/test/test_all.py
@@ -384,6 +384,7 @@ testset += RegressionTest(["data_flow.py"], base_dir="analysis",
             ["simp_graph_%02d.dot" % test_nb, "graph_%02d.dot" % test_nb]
             for test_nb in xrange(1, 18))
                                     for fname in fnames])
+testset += RegressionTest(["unssa.py"], base_dir="analysis")
 
 for i in xrange(1, 21):
     input_name = "cst_propag/x86_32_sc_%d" % i
@@ -604,17 +605,17 @@ class ExampleDisasmFull(ExampleDisassembler):
 
 
 testset += ExampleDisasmFull(["arml", Example.get_sample("demo_arm_l.bin"),
-                              "0"], depends=[test_arml])
+                              "0x2c", "-z"], depends=[test_arml])
 testset += ExampleDisasmFull(["armb", Example.get_sample("demo_arm_b.bin"),
-                              "0"], depends=[test_armb])
+                              "0x2c", "-z"], depends=[test_armb])
 testset += ExampleDisasmFull(["arml", Example.get_sample("demo_arm2_l.bin"),
-                              "0"], depends=[test_arml_sc])
+                              "0x0", "-z"], depends=[test_arml_sc])
 testset += ExampleDisasmFull(["armb", Example.get_sample("demo_arm2_b.bin"),
-                              "0"], depends=[test_armb_sc])
+                              "0x0", "-z"], depends=[test_armb_sc])
 testset += ExampleDisasmFull(["armtl", Example.get_sample("demo_armt_l.bin"),
-                              "0"], depends=[test_armtl])
+                              "0x2c", "-z"], depends=[test_armtl])
 testset += ExampleDisasmFull(["armtb", Example.get_sample("demo_armt_b.bin"),
-                              "0"], depends=[test_armtb])
+                              "0x2c", "-z"], depends=[test_armtb])
 testset += ExampleDisasmFull(["aarch64l", Example.get_sample("demo_aarch64_l.bin"),
                               "0"], depends=[test_aarch64l])
 testset += ExampleDisasmFull(["aarch64b", Example.get_sample("demo_aarch64_b.bin"),