1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
|
import logging
from miasm2.jitter.jitload import Jitter, named_arguments
from miasm2.core import asmblock
from miasm2.core.utils import pck32, upck32
from miasm2.arch.arm.sem import ir_armb, ir_arml, ir_armtl, ir_armtb, cond_dct_inv, tab_cond
from miasm2.jitter.codegen import CGen
from miasm2.expression.expression import ExprId, ExprAff, ExprCond
from miasm2.ir.ir import IRBlock, AssignBlock
from miasm2.ir.translators.C import TranslatorC
log = logging.getLogger('jit_arm')
hnd = logging.StreamHandler()
hnd.setFormatter(logging.Formatter("[%(levelname)s]: %(message)s"))
log.addHandler(hnd)
log.setLevel(logging.CRITICAL)
class arm_CGen(CGen):
def block2assignblks(self, block):
"""
Return the list of irblocks for a native @block
@block: AsmBlock
"""
irblocks_list = []
index = -1
while index + 1 < len(block.lines):
index += 1
instr = block.lines[index]
if instr.name.startswith("IT"):
assignments = []
label = self.ir_arch.get_instr_label(instr)
irblocks = []
index, irblocks = self.ir_arch.do_it_block(label, index, block, assignments, True)
irblocks_list += irblocks
continue
assignblk_head, assignblks_extra = self.ir_arch.instr2ir(instr)
# Keep result in ordered list as first element is the assignblk head
# The remainings order is not really important
irblock_head = self.assignblk_to_irbloc(instr, assignblk_head)
irblocks = [irblock_head] + assignblks_extra
for irblock in irblocks:
assert irblock.dst is not None
irblocks_list.append(irblocks)
return irblocks_list
class jitter_arml(Jitter):
C_Gen = arm_CGen
def __init__(self, *args, **kwargs):
sp = asmblock.AsmSymbolPool()
Jitter.__init__(self, ir_arml(sp), *args, **kwargs)
self.vm.set_little_endian()
def push_uint32_t(self, value):
self.cpu.SP -= 4
self.vm.set_mem(self.cpu.SP, pck32(value))
def pop_uint32_t(self):
value = upck32(self.vm.get_mem(self.cpu.SP, 4))
self.cpu.SP += 4
return value
def get_stack_arg(self, index):
return upck32(self.vm.get_mem(self.cpu.SP + 4 * index, 4))
# calling conventions
@named_arguments
def func_args_stdcall(self, n_args):
args = [self.get_arg_n_stdcall(i) for i in xrange(n_args)]
ret_ad = self.cpu.LR
return ret_ad, args
def func_ret_stdcall(self, ret_addr, ret_value1=None, ret_value2=None):
self.pc = self.cpu.PC = ret_addr
if ret_value1 is not None:
self.cpu.R0 = ret_value1
if ret_value2 is not None:
self.cpu.R1 = ret_value2
return True
def func_prepare_stdcall(self, ret_addr, *args):
for index in xrange(min(len(args), 4)):
setattr(self.cpu, 'R%d' % index, args[index])
for index in xrange(4, len(args)):
self.vm.set_mem(self.cpu.SP + 4 * (index - 4), pck32(args[index]))
self.cpu.LR = ret_addr
def get_arg_n_stdcall(self, index):
if index < 4:
arg = getattr(self.cpu, 'R%d' % index)
else:
arg = self.get_stack_arg(index-4)
return arg
func_args_systemv = func_args_stdcall
func_ret_systemv = func_ret_stdcall
func_prepare_systemv = func_prepare_stdcall
get_arg_n_systemv = get_arg_n_stdcall
def init_run(self, *args, **kwargs):
Jitter.init_run(self, *args, **kwargs)
self.cpu.PC = self.pc
class jitter_armb(jitter_arml):
C_Gen = arm_CGen
def __init__(self, *args, **kwargs):
sp = asmblock.AsmSymbolPool()
Jitter.__init__(self, ir_armb(sp), *args, **kwargs)
self.vm.set_big_endian()
class jitter_armtl(jitter_arml):
C_Gen = arm_CGen
def __init__(self, *args, **kwargs):
sp = asmblock.AsmSymbolPool()
Jitter.__init__(self, ir_armtl(sp), *args, **kwargs)
self.vm.set_little_endian()
|