summary refs log tree commit diff stats
path: root/classification/test_input/gitlab_semantic_addsubps
diff options
context:
space:
mode:
authorChristian Krinitsin <mail@krinitsin.com>2025-05-30 15:56:20 +0200
committerChristian Krinitsin <mail@krinitsin.com>2025-05-30 15:56:20 +0200
commit904141bfb8d5385b75eb3b7afec1dcda89af65a7 (patch)
treec8b5e69b944c9f8b96dbb5afad6214d0406537b2 /classification/test_input/gitlab_semantic_addsubps
parent712310482c3dbef91c3eb6458d1bff82a275fa52 (diff)
downloadqemu-analysis-904141bfb8d5385b75eb3b7afec1dcda89af65a7.tar.gz
qemu-analysis-904141bfb8d5385b75eb3b7afec1dcda89af65a7.zip
add tests and include results
Diffstat (limited to 'classification/test_input/gitlab_semantic_addsubps')
-rw-r--r--classification/test_input/gitlab_semantic_addsubps23
1 files changed, 23 insertions, 0 deletions
diff --git a/classification/test_input/gitlab_semantic_addsubps b/classification/test_input/gitlab_semantic_addsubps
new file mode 100644
index 000000000..60438ff08
--- /dev/null
+++ b/classification/test_input/gitlab_semantic_addsubps
@@ -0,0 +1,23 @@
+x86 SSE/SSE2/SSE3 instruction semantic bugs with NaN
+
+Description of problem
+The result of SSE/SSE2/SSE3 instructions with NaN is different from the CPU. From Intel manual Volume 1 Appendix D.4.2.2, they defined the behavior of such instructions with NaN. But I think QEMU did not implement this semantic exactly because the byte result is different.
+
+Steps to reproduce
+
+Compile this code
+
+void main() {
+    asm("mov rax, 0x000000007fffffff; push rax; mov rax, 0x00000000ffffffff; push rax; movdqu XMM1, [rsp];");
+    asm("mov rax, 0x2e711de7aa46af1a; push rax; mov rax, 0x7fffffff7fffffff; push rax; movdqu XMM2, [rsp];");
+    asm("addsubps xmm1, xmm2");
+}
+
+Execute and compare the result with the CPU. This problem happens with other SSE/SSE2/SSE3 instructions specified in the manual, Volume 1 Appendix D.4.2.2.
+
+CPU xmm1[3] = 0xffffffff
+
+QEMU xmm1[3] = 0x7fffffff
+
+Additional information
+This bug is discovered by research conducted by KAIST SoftSec.