diff options
| author | Christian Krinitsin <mail@krinitsin.com> | 2025-05-30 16:52:07 +0200 |
|---|---|---|
| committer | Christian Krinitsin <mail@krinitsin.com> | 2025-05-30 16:52:17 +0200 |
| commit | 9260319e7411ff8281700a532caa436f40120ec4 (patch) | |
| tree | 2f6bfe5f3458dd49d328d3a9eb508595450adec0 /gitlab/issues_text/target_arm/host_missing/accel_missing/638 | |
| parent | 225caa38269323af1bfc2daadff5ec8bd930747f (diff) | |
| download | qemu-analysis-9260319e7411ff8281700a532caa436f40120ec4.tar.gz qemu-analysis-9260319e7411ff8281700a532caa436f40120ec4.zip | |
gitlab scraper: download in toml and text format
Diffstat (limited to 'gitlab/issues_text/target_arm/host_missing/accel_missing/638')
| -rw-r--r-- | gitlab/issues_text/target_arm/host_missing/accel_missing/638 | 13 |
1 files changed, 13 insertions, 0 deletions
diff --git a/gitlab/issues_text/target_arm/host_missing/accel_missing/638 b/gitlab/issues_text/target_arm/host_missing/accel_missing/638 new file mode 100644 index 000000000..9080a4e38 --- /dev/null +++ b/gitlab/issues_text/target_arm/host_missing/accel_missing/638 @@ -0,0 +1,13 @@ +exynos4210_uart.c: SIGSEGV when loadvm +Description of problem: +Line 619 of hw/char/exynos4210_uart.c cast the object incorrectly. + +The function will be called with Exynos4210UartFIFO as opaque because it is set as `vmstate_exynos4210_uart_fifo.post_load` + +# +Steps to reproduce: +1. Create a VM with exynos4210_uart +2. savevm +3. loadvm +Additional information: + |