summary refs log tree commit diff stats
path: root/gitlab/issues_text/target_missing/host_missing/accel_missing/2931
diff options
context:
space:
mode:
authorChristian Krinitsin <mail@krinitsin.com>2025-05-30 16:52:07 +0200
committerChristian Krinitsin <mail@krinitsin.com>2025-05-30 16:52:17 +0200
commit9260319e7411ff8281700a532caa436f40120ec4 (patch)
tree2f6bfe5f3458dd49d328d3a9eb508595450adec0 /gitlab/issues_text/target_missing/host_missing/accel_missing/2931
parent225caa38269323af1bfc2daadff5ec8bd930747f (diff)
downloadqemu-analysis-9260319e7411ff8281700a532caa436f40120ec4.tar.gz
qemu-analysis-9260319e7411ff8281700a532caa436f40120ec4.zip
gitlab scraper: download in toml and text format
Diffstat (limited to 'gitlab/issues_text/target_missing/host_missing/accel_missing/2931')
-rw-r--r--gitlab/issues_text/target_missing/host_missing/accel_missing/293126
1 files changed, 26 insertions, 0 deletions
diff --git a/gitlab/issues_text/target_missing/host_missing/accel_missing/2931 b/gitlab/issues_text/target_missing/host_missing/accel_missing/2931
new file mode 100644
index 000000000..03dfc9304
--- /dev/null
+++ b/gitlab/issues_text/target_missing/host_missing/accel_missing/2931
@@ -0,0 +1,26 @@
+riscv: satp invalid while kvm set to cpu host
+Description of problem:
+After boot, no "mmu-type" in dtb
+```
+ cpu@0 {                                                                                        
+                                                                                                
+         phandle = <0x7>;                                                                       
+         device_type = "cpu";                                                                   
+         reg = <0x0>;                                                                           
+         status = "okay";                                                                       
+         compatible = "riscv";                                                                  
+         riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zicntr", "zicsr", "zifencei", "zi
+bb";                                                                                            
+         riscv,isa-base = "rv64i";                                                              
+         riscv,isa = "rv64imafdc_zicntr_zicsr_zifencei_zihpm_zba_zbb";                                                                                   
+         interrupt-controller {                                                                 
+                                                                                                
+                 #interrupt-cells = <0x1>;                                                      
+                 interrupt-controller;                                                          
+                 compatible = "riscv,cpu-intc";                                                 
+                 phandle = <0x8>;                                                               
+         };                                                                                     
+ };                                                                                             
+```
+Steps to reproduce:
+1. boot any qemu with `-cpu host`