summary refs log tree commit diff stats
path: root/results/classifier/accel-gemma3:12b/kvm/1863526
diff options
context:
space:
mode:
authorChristian Krinitsin <mail@krinitsin.com>2025-07-03 16:27:09 +0000
committerChristian Krinitsin <mail@krinitsin.com>2025-07-03 16:27:09 +0000
commit4d9e26c0333abd39bdbd039dcdb30ed429c475ba (patch)
tree4010d5fb3e8bc48c110a2c1ff2a16b8648cb86bb /results/classifier/accel-gemma3:12b/kvm/1863526
parent5541099586dbd6018574cb44e1934907c121526f (diff)
downloadqemu-analysis-4d9e26c0333abd39bdbd039dcdb30ed429c475ba.tar.gz
qemu-analysis-4d9e26c0333abd39bdbd039dcdb30ed429c475ba.zip
add gemma accelerator classification results
Diffstat (limited to 'results/classifier/accel-gemma3:12b/kvm/1863526')
-rw-r--r--results/classifier/accel-gemma3:12b/kvm/186352622
1 files changed, 22 insertions, 0 deletions
diff --git a/results/classifier/accel-gemma3:12b/kvm/1863526 b/results/classifier/accel-gemma3:12b/kvm/1863526
new file mode 100644
index 000000000..71ac1b3c2
--- /dev/null
+++ b/results/classifier/accel-gemma3:12b/kvm/1863526
@@ -0,0 +1,22 @@
+
+NVIC CCR register not 8-bit accessible using Cortex-M4
+
+Head at commit b29c3e23f64938.
+
+Running with '-d unimp,guest_errors -trace nvic\*' I get:
+
+8871@1581892794.295746:nvic_sysreg_read NVIC sysreg read addr 0xd88 data 0xf00000 size 4
+8871@1581892794.295752:nvic_sysreg_write NVIC sysreg write addr 0xd88 data 0xf00000 size 4
+8871@1581892794.297780:nvic_sysreg_write NVIC sysreg write addr 0xd08 data 0x4200 size 4
+8871@1581892794.298040:nvic_sysreg_write NVIC sysreg write addr 0xd15 data 0x0 size 1
+NVIC: Bad write of size 1 at offset 0xd15
+8871@1581892794.298081:nvic_sysreg_write NVIC sysreg write addr 0xd16 data 0x0 size 1
+NVIC: Bad write of size 1 at offset 0xd16
+8871@1581892794.298116:nvic_sysreg_write NVIC sysreg write addr 0xd17 data 0x0 size 1
+NVIC: Bad write of size 1 at offset 0xd17
+8871@1581892794.298156:nvic_sysreg_write NVIC sysreg write addr 0xd18 data 0x0 size 1
+8871@1581892794.298161:nvic_set_prio NVIC set irq 4 secure-bank 0 priority 0
+8871@1581892794.298164:nvic_recompute_state NVIC state recomputed: vectpending 0 vectpending_prio 256 exception_prio 256
+8871@1581892794.298168:nvic_irq_update NVIC vectpending 0 pending prio 256 exception_prio 256: setting irq line to 0
+8871@1581892794.298201:nvic_sysreg_write NVIC sysreg write addr 0xd19 data 0x0 size 1
+8871@1581892794.298206:nvic_set_prio NVIC set irq 5 secure-bank 0 priority 0
\ No newline at end of file