diff options
| author | Christian Krinitsin <mail@krinitsin.com> | 2025-07-03 07:27:52 +0000 |
|---|---|---|
| committer | Christian Krinitsin <mail@krinitsin.com> | 2025-07-03 07:27:52 +0000 |
| commit | d0c85e36e4de67af628d54e9ab577cc3fad7796a (patch) | |
| tree | f8f784b0f04343b90516a338d6df81df3a85dfa2 /results/classifier/deepseek-2-tmp/output/hypervisor/788697 | |
| parent | 7f4364274750eb8cb39a3e7493132fca1c01232e (diff) | |
| download | qemu-analysis-d0c85e36e4de67af628d54e9ab577cc3fad7796a.tar.gz qemu-analysis-d0c85e36e4de67af628d54e9ab577cc3fad7796a.zip | |
add deepseek and gemma results
Diffstat (limited to 'results/classifier/deepseek-2-tmp/output/hypervisor/788697')
| -rw-r--r-- | results/classifier/deepseek-2-tmp/output/hypervisor/788697 | 4 |
1 files changed, 0 insertions, 4 deletions
diff --git a/results/classifier/deepseek-2-tmp/output/hypervisor/788697 b/results/classifier/deepseek-2-tmp/output/hypervisor/788697 deleted file mode 100644 index 5149a488d..000000000 --- a/results/classifier/deepseek-2-tmp/output/hypervisor/788697 +++ /dev/null @@ -1,4 +0,0 @@ - -[PowerPC] [patch] mtmsr does not preserve high bits of MSR - -The mtmsr instruction on 64-bit PPC does not preserve the high-order 32-bits of the MSR the way it is supposed to, instead setting them to 0, which takes 64-bit code out of 64-bit mode. There is some code that does the right thing, but it brokenly only preserves these bits when the thread is not in 64-bit mode (i.e. when it doesn't matter). The attached patch unconditionally enables this code when TARGET_PPC64 is set, per the ISA spec, which fixes early boot failures trying to start FreeBSD/powerpc64 under qemu. \ No newline at end of file |