diff options
| author | Christian Krinitsin <mail@krinitsin.com> | 2025-07-16 14:55:48 +0200 |
|---|---|---|
| committer | Christian Krinitsin <mail@krinitsin.com> | 2025-07-16 14:55:48 +0200 |
| commit | 63d2e9d409831aa8582787234cae4741847504b7 (patch) | |
| tree | 595fae753d2eb293437226eaab2eed208463f132 /results/scraper/box64/1775 | |
| parent | 2843bb65aeaeb86eb89bf3d9690db61b9dc6306e (diff) | |
| download | qemu-analysis-box64.tar.gz qemu-analysis-box64.zip | |
add box64 bug reports box64
Diffstat (limited to 'results/scraper/box64/1775')
| -rw-r--r-- | results/scraper/box64/1775 | 15 |
1 files changed, 15 insertions, 0 deletions
diff --git a/results/scraper/box64/1775 b/results/scraper/box64/1775 new file mode 100644 index 000000000..3ae40fac8 --- /dev/null +++ b/results/scraper/box64/1775 @@ -0,0 +1,15 @@ +Unimplemented Opcode (0F 38 F6 E8) 67 F3 4D 0F 38 F6 F7 C4 62 FB F6 7E 38 48 89 +137104|0x6ffff9a893b3: Unimplemented Opcode (0F 38 F6 E8) 67 F3 4D 0F 38 F6 F7 C4 62 FB F6 7E 38 48 89 +Sigfault/Segbus while quitting, exiting silently + +``` +Dynarec will not try to make big block +Dynarec will try to normalize generated NAN +Dynarec will try to generate x86 precise IEEE->int rounding +Dynarec will play it safe with x64 flags +Dynarec for ARM64, with extension: ASIMD AES CRC32 PMULL ATOMICS SHA1 SHA2 PageSize:4096 Running on Kunpeng-920 with 8 Cores +Will use Hardware counter measured at 100 MHz emulating 3.2 GHz +Params database has 87 entries +Box64 with Dynarec v0.3.1 9beb7457 built on Aug 26 2024 16:17:03 + +``` \ No newline at end of file |