diff options
| author | Christian Krinitsin <mail@krinitsin.com> | 2025-07-17 09:10:43 +0200 |
|---|---|---|
| committer | Christian Krinitsin <mail@krinitsin.com> | 2025-07-17 09:10:43 +0200 |
| commit | f2ec263023649e596c5076df32c2d328bc9393d2 (patch) | |
| tree | 5dd86caab46e552bd2e62bf9c4fb1a7504a44db4 /results/scraper/fex/104 | |
| parent | 63d2e9d409831aa8582787234cae4741847504b7 (diff) | |
| download | qemu-analysis-main.tar.gz qemu-analysis-main.zip | |
Diffstat (limited to 'results/scraper/fex/104')
| -rw-r--r-- | results/scraper/fex/104 | 15 |
1 files changed, 15 insertions, 0 deletions
diff --git a/results/scraper/fex/104 b/results/scraper/fex/104 new file mode 100644 index 000000000..fb4ede6b8 --- /dev/null +++ b/results/scraper/fex/104 @@ -0,0 +1,15 @@ +Add IR op metadata tags in json +Initial Metadata: + +- StoreMemory + - Stores to memory. Ensures that even if the op doesn't generate output, that it can't be DCE'd +- Volatile + - Similar to StoreMemory. Even if it doesn't write memory, this is a volatile op that shouldn't be DCE'd + +Architecture specific select of metadata +- ClobbersFlags + - Clobbers host side flags, so if FLAG register class is used, must be spilled around this op +- NecessaryTemps + - Number of temp registers this IR op needs to work. Will allocate a register that its live range starts at this op and then ends at the same op +- PhysicalRegisters - (We need both dest physical colouring and argument physical colouring) + - If this op needs specific physical registers then this is an RA constraint that enforces those registers to be allocated \ No newline at end of file |