summary refs log tree commit diff stats
path: root/gitlab/issues_text/target_missing/host_missing/accel_missing/2055
diff options
context:
space:
mode:
Diffstat (limited to 'gitlab/issues_text/target_missing/host_missing/accel_missing/2055')
-rw-r--r--gitlab/issues_text/target_missing/host_missing/accel_missing/20557
1 files changed, 7 insertions, 0 deletions
diff --git a/gitlab/issues_text/target_missing/host_missing/accel_missing/2055 b/gitlab/issues_text/target_missing/host_missing/accel_missing/2055
new file mode 100644
index 000000000..9aee4a8b9
--- /dev/null
+++ b/gitlab/issues_text/target_missing/host_missing/accel_missing/2055
@@ -0,0 +1,7 @@
+Unable to set the PBMTE bit in the menvcfg register for RISCV 64 bit
+Description of problem:
+We are unable to program the PBMTE bit in the menvcfg register of a RV64 machine. The following is the command that was used to do this.
+ 
+write_csr(menvcfg,PTE_PBMT);
+Steps to reproduce:
+1. A simple test program with the above command should be able to reproduce this issue.