summary refs log tree commit diff stats
path: root/results/classifier/accel-gemma3:12b/tcg/2055
diff options
context:
space:
mode:
Diffstat (limited to 'results/classifier/accel-gemma3:12b/tcg/2055')
-rw-r--r--results/classifier/accel-gemma3:12b/tcg/20558
1 files changed, 8 insertions, 0 deletions
diff --git a/results/classifier/accel-gemma3:12b/tcg/2055 b/results/classifier/accel-gemma3:12b/tcg/2055
new file mode 100644
index 000000000..1e65ac565
--- /dev/null
+++ b/results/classifier/accel-gemma3:12b/tcg/2055
@@ -0,0 +1,8 @@
+
+Unable to set the PBMTE bit in the menvcfg register for RISCV 64 bit
+Description of problem:
+We are unable to program the PBMTE bit in the menvcfg register of a RV64 machine. The following is the command that was used to do this.
+ 
+write_csr(menvcfg,PTE_PBMT);
+Steps to reproduce:
+1. A simple test program with the above command should be able to reproduce this issue.