summary refs log tree commit diff stats
path: root/results/classifier/gemma3:12b/assembly/1925512
diff options
context:
space:
mode:
Diffstat (limited to 'results/classifier/gemma3:12b/assembly/1925512')
-rw-r--r--results/classifier/gemma3:12b/assembly/192551219
1 files changed, 19 insertions, 0 deletions
diff --git a/results/classifier/gemma3:12b/assembly/1925512 b/results/classifier/gemma3:12b/assembly/1925512
new file mode 100644
index 000000000..2415ad2b5
--- /dev/null
+++ b/results/classifier/gemma3:12b/assembly/1925512
@@ -0,0 +1,19 @@
+
+UNDEFINED case for instruction BLX
+
+Hi
+
+I refer to the instruction BLX imm (T2 encoding) in ARMv7 (Thumb mode). 
+
+11110 S	imm10H	11 J1 0 J2 imm10L H
+
+
+if H == '1' then UNDEFINED;
+I1 = NOT(J1 EOR S);  I2 = NOT(J2 EOR S);  imm32 = SignExtend(S:I1:I2:imm10H:imm10L:'00', 32);
+targetInstrSet = InstrSet_A32;
+if InITBlock() && !LastInITBlock() then UNPREDICTABLE;
+
+According to the manual, if H equals to 1, this instruction should be an UNDEFINED instruction. However, it seems QEMU does not check this constraint in function trans_BLX_i. Thanks
+
+Regards
+Muhui
\ No newline at end of file