summary refs log tree commit diff stats
path: root/results/classifier/gemma3:12b/peripherals/2787
diff options
context:
space:
mode:
Diffstat (limited to 'results/classifier/gemma3:12b/peripherals/2787')
-rw-r--r--results/classifier/gemma3:12b/peripherals/278714
1 files changed, 14 insertions, 0 deletions
diff --git a/results/classifier/gemma3:12b/peripherals/2787 b/results/classifier/gemma3:12b/peripherals/2787
new file mode 100644
index 000000000..e151e5e4e
--- /dev/null
+++ b/results/classifier/gemma3:12b/peripherals/2787
@@ -0,0 +1,14 @@
+
+Opentitan timer layout incorrect
+Description of problem:
+It looks as if some of the timer register offsets here are incorrect:
+
+https://gitlab.com/qemu-project/qemu/-/blob/master/hw/timer/ibex_timer.c?ref_type=heads#L37
+
+Compare with:
+
+https://opentitan.org/book/hw/ip/rv_timer/doc/registers.html
+
+I suspect they're out of date. The documentation link on line 7 is not working anymore - the current documentation URL for Opentitan is the one just given.
+
+It might also make sense to rename this file `opentitan_timer.c`, instead of  `ibex_timer.c`. The timer is an Opentitan hardware IP block, rather than a feature of the Ibex CPU.