summary refs log tree commit diff stats
path: root/gitlab/issues_text/target_missing/host_missing/accel_missing/2055
blob: 9aee4a8b9e0f987182dee89e17cf9a3c9358888e (plain) (blame)
1
2
3
4
5
6
7
Unable to set the PBMTE bit in the menvcfg register for RISCV 64 bit
Description of problem:
We are unable to program the PBMTE bit in the menvcfg register of a RV64 machine. The following is the command that was used to do this.
 
write_csr(menvcfg,PTE_PBMT);
Steps to reproduce:
1. A simple test program with the above command should be able to reproduce this issue.