summary refs log tree commit diff stats
path: root/results/classifier/accel-gemma3:12b/kvm/424450
blob: 4b650fe925d8632495ff061004f0bc57f554e6b1 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
FDC reset should reset the MSR

I believe that the MSR resgister should also be reset to zero on a software reset.  All of the FDC hardware I have does this.
The current code leaves the MSR as 0x80, which means that the controller is ready for a write.  The controller should not
be ready for a write while in reset.

fdc.c Line 899
    /* Reset */
    if (!(value & FD_DOR_nRESET)) {
 +      fdctrl->msr = 0x00;
        if (fdctrl->dor & FD_DOR_nRESET) {
            FLOPPY_DPRINTF("controller enter RESET state\n");
        }
    } else {