summary refs log tree commit diff stats
path: root/results/scraper/gitlab/issues_text/target_arm/host_missing/accel_missing/725
blob: 6d7b10def763a37ae779ccd7e8fb75e3f5322ba8 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
GICv3 ITS CTLR[Enabled] bit can not be cleared
Description of problem:
ITS CTLR[Enabled] can not be cleared, 

    `s->ctlr |= (value & ~(s->ctlr));`

Link:
https://gitlab.com/qemu-project/qemu/-/blob/master/hw/intc/arm_gicv3_its.c#L899
Steps to reproduce:
1. 
2.
3.
Additional information: