summary refs log tree commit diff stats
path: root/results/scraper/gitlab/issues_text/target_riscv/host_missing/accel_missing/2673
blob: 68da4fd92ac5be6b44102e4fa357510c5c08cd77 (plain) (blame)
1
2
3
4
5
qemu-system-riscv32 does not pass official riscv-tests
Description of problem:
I run riscv-tests using the above command and find qemu raises Illegalinstruction when `sret` in the machine mode.Therefore qemu cannot pass the rv32ui-v-and test.
Additional information:
The tests https://github.com/riscv-software-src/riscv-tests